

Automotive AEC-Q100 Grade 2 Compliance

Reliability Qualification Report

for

DDRIII SDRAM with Pb/Halogen Free

(128M×16, 30nm SDRAM AS4C128M16D3-12BAN)

Issued Date: Oct 19, 2015

CONTENTS

0.	RELI	IABILITY TEST SUMMARY	1			
1.	INTRODUCTION					
2.	PRODUCT INFORMATION					
3.	REL	IABILITY	2			
	3.1.	Sample Preparation Flow	2			
	3.2.	Life Test	3			
		3.2.1. Test Flow	3			
		3.2.2. Test Criteria	3			
		3.2.3. Failure Rate Calculation and Test Result	4			
	3.3.	Environmental Test	6			
		3.3.1. Test Flow	7			
		3.3.2. Test Condition and Time	7			
		3.3.3. Test Criteria and Result	10			
	3.4.	ESD Test	11			
	3.5.	Latch-Up Test	11			
4	CON	ICLUSION	12			

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



Automotive AEC-Q100 Grade 2 Compliance

Reliability Qualification Report for AS4C128M16D3-12BAN (128M x 16 DDRIII SDRAM with Pb/Halogen Free)

0. RELIABILITY TEST SUMMARY

Test Item	Test Condition	Pass Criteria	Test Result	
EFR	1 2*\/int 125°C 40Uro	0 - 1 (Year)	0/800 x 3	
EFK	1.2*Vint, 125°C, 48Hrs	≦1000 (DPM)	0 DPM (PASS)	
		1 - 10 (Year)	0/77 x 3	
OLT	1.1*Vint, 125°C, 1000Hrs	1 10 (1 cai)	23 FIT (PASS)	
OLI	1.1 VIIII, 123 0, 10001113	≦50 (FIT)	MTBF=	
		≡30 (111)	43 x 10 ⁶ Hrs	
MSLT	Level III	0/1 (A/R)	0/231 x 3 (PASS)	
LITOT	150 ℃,	0/1 (A/R)	0/45 x 1 (PASS)	
HTST	1000Hrs	0/1 (7/11)	0/45 X I (PASS)	
	-65°C ~ +150°C,	0/1 (A/R)	0/77 0 (DA CC)	
TCT	@3cph, 500Cycles	0/1 (A/13)	0/77 x 3 (PASS)	
	121°ℂ, 100%R.H.,	0/1 (A/D)	0/77 0 (DA 00)	
PCT	2.0atm, 96Hrs	0/1 (A/R)	0/77 x 3 (PASS)	
_	130°ℂ, 85%R.H.,	0/1 (A/D)	0/77 0 (DA 00)	
HAST	2.3atm, 1.575V, 96Hrs	0/1 (A/R)	0/77 x 3 (PASS)	
	HBM: R=1.5KΩ, C=100pF	≥±2KV	0/3 x 1 (PASS)	
ESD	MM: R=0KΩ, C=200pF	≥±200V	0/3 x 1 (PASS)	
	CDM: Non-Socket Mode	≥±500V	0/3 x 1 (PASS)	
	Vtr(+) ≥ 1.5 * Vcc			
Latch-Up	Vtr(-)≦-0.5 * \	0/6 x 1 (PASS)		
Later-op	ltr(+)≥100m	3,3 X 1 (1 7.30)		
	ltr(-)≦-100m			

Moisture Sensitivity Level Test Flow & Condition:

Electrical Test \rightarrow SAT \rightarrow TC (-65°C~+150°C, 5Cycles) \rightarrow Bake (125°C, 24Hrs) \rightarrow Soak Level III (30°C, 60%R.H., 192Hrs) \rightarrow Convection Reflow (260 +5/-0°C, 0~20Secs, 3Cycles) \rightarrow Electrical Test \rightarrow SAT

Confidential - 1/12 - Octobor 19,2015



1. INTRODUCTION

In order to meet the most stringent market demands for high quality and reliability semiconductor components, Alliance maintains a strict reliability program in all products. The purpose of this report is to give an overview of the reliability status of AS4C128M16D3-12BAN. Accelerated tests are performed on product, and then the results are extrapolated to standard operating conditions in order to calculate and estimate the component's failure rate.

2. PRODUCT INFORMATION

The AS4C128M16D3-12BAN is a 128M*16 bits high-speed CMOS Double Data Rate Three Synchronous Dynamic Random Access Memory (DDRIII SDRAM) operat-ing from a single 1.425 to 1.575 Volt power supply. By employing some new CMOS circuit design technologies and the advanced DRAM process technologies, the AS4C128M16D3-12BAN is well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications. The AS4C128M16D3-12BAN is packaged in a standard 96ball, plastic 9x13mm wBGA.

3. RELIABILITY

Many stress tests have been standardized in such documents as JESD22 and AEC-Q100. From these standards, Alliance has selected a series of tests to ensure that reliability targets are being met. These tests, including life test, environmental test, ESD test and latch-up test, are discussed in the following sections.

3.1. Sample Preparation Flow

CP → Assembly 96B BGA → FT → Sampling Good Parts for Reliability Test

Confidential - 2/12 - Octobor 19,2015



3.2. Life Test

The purpose of the Early Failure Rate (EFR) is to estimate the infant mortality failure rate that occurs within the first year of normal device operation by accelerating infant mortality failure mechanisms. The oven temperature for the EFR test is 125°C. Testing is performed with dynamic signals applied to the device, and the voltage is 1.2*Vint.

The purpose of the Operating Life Test (OLT) is to determine the reliability of products by accelerating thermally activated failure mechanisms by subjecting samples to extreme temperatures under biased operating condition of 1.1*Vint. The test is used to predict long-term failure rates in terms of FITs (failures in time), with one FIT representing one failure in 10⁹ device-hours. The test samples are screened directly after final electrical testing. The oven temperature for the OLT is 125°C. Testing is performed with dynamic signals applied to the device, and the voltage is 1.1*Vint.

3.2.1. Test Flow

(1) EFR Test Flow

B/I 48Hrs (125°C, 1.2*Vint) \rightarrow Electrical Test (105°C, 25°C, -40°C)

(2) OLT Test Flow

B/I 168Hrs (125°C, 1.1*Vint) \rightarrow Electrical Test (105°C, 25°C, -40°C)

- \rightarrow B/I 500Hrs (125°C, 1.1*Vint) \rightarrow Electrical Test (105°C, 25°C, -40°C)
- \rightarrow B/I 1000Hrs (125°C, 1.1*Vint) \rightarrow Electrical Test (105°C, 25°C, -40°C)

3.2.2. Test Criteria

Test Item	Reference Standard	Test Condition	Prediction Duration	Pass Criteria
EFR 48Hrs	AEC Q100-008	Vcc= 1.2*Vint Ta= 125°C	0 – 1 (Year)	≦1000 (DPM)
OLT 1000Hrs	JESD22-A108	Vcc= 1.1*Vint Ta= 125°C	1 – 10 (Year)	≦50 (FIT)

Confidential - 3/12 - Octobor 19,2015



3.2.3. Failure Rate Calculation and Test Result

The life test is performed for the purpose of accelerating the probable electrical and physical weakness of devices subjected to the specified conditions over an extended time period.

By choosing the appropriate thermal activation energy (Ea), data taken at an elevated temperature can be translated to a lower standard operating temperature through the Arrhenius equation:

T(AF) = Exp [(Ea/k)*(1/Tn-1/Ts)]...(1)

where

T(AF)= Temperature Acceleration Factor

Tn= Normal Temperature in Absolute Temperature (K)

Ts= Stress Temperature in Absolute Temperature (K)

k= Boltzmann's Constant (8.62*10^-5 eV/K)

Ea= Thermal Activation Energy

By choosing the appropriate electrical field acceleration rate constant (Vf), data taken at an elevated voltage can be translated to a lower standard operating voltage through the Eyring model:

E(AF) = Exp [Vf*(Vs-Vn)]...(2)

where

E(AF)= Electrical Field Acceleration Factor

Vn= Normal Operating Voltage

Vs= Stress Operating Voltage

Vf= Electrical Field Acceleration Rate Constant

By combining the equation (1) & (2), the failure rate (λ) can be calculated by using the following equation:

 λ (FIT)= [(Lamda of 60% CL) / (2*TDH*AF)]*10^9...(3)

where

λ= Failure Rate in FIT



AF= Acceleration Factor

= T(AF) * E(AF)

TDH= Total Device-Hours of the Test

= Device No. * Hour

Lamda of CL= 60% Confidence Level (Refer to the Following Table)

DF	Lamda
1	0.70
2	1.83
3	2.95
4	4.04
5	5.13
6	6.21
7	7.28
8	8.35
9	9.41
10	10.50

DF= 2 * (Failure No. + 1)

Therefore, from equation (3), we can get the FIT number for our OLT experiment. The MTBF can be also calculated from the reciprocal of the FIT rate multiplied by 10^{9.}

3.2.3.1. EFR Test Result

A summary of Early Failure Rate (EFR) data for the AS4C128M16D3-12BAN is listed in Table 1, where the total of 2,400 devices at 125°C has been collected with 0 failure.

Test Item	Sample	Test Result (Failure / Sample Size) 48 Hrs	Failure Mode
EFR	2400ea	0/800 x 3 [= 0 DPM]	N/A

Table 1. EFR Test Result for 0-1 Year Prediction



3.2.3.2. OLT Test Result

A summary of Operating Life Test (OLT) data for the AS4C128M16D3-12BAN is listed in Table 2, where the total of 231,000 devicehours at 125°C has been collected with 0 failure. We then use Ea= 0.6eV and Vf= 7.0(1/V) (a worse case value from Alliance's foundry) to calculate the failure rate with a 60% confi-dence level. Table 3 shows the final result that the failure rate of 23 FIT at Ta = 55°C and Vcc = 1.5V is predicted.

Test Item	Test Item Sample		Test Result (Failure / Sample Size)			
root itom	Campic	168 Hrs	500 Hrs	1000 Hrs	Failure Mode	
OLT	231ea	0/77 x 3	0/77 x 3	0/77 x 3	N/A	

Table 2. OLT Test Result

Sample	Device	Total	Failure Rate Prediction (Ea= 0.6eV, Vf= 7.0(1/V))		
Jampie	-Hours	Failure	55°C & 1.5V (% / 1000hrs)	λ (FIT)	MTBF (Hr)
231ea	231,000	0ea	0.0023	23	43 x 10 ⁶


Table 3. OLT for 1-10 Year Failure Rate Prediction

3.3. Environmental Test

The purpose of environmental test is to evaluate the ability of semiconductor device to withstand the temperature stress, humidity stress, electrical stress or any combination of these. It can reveal not only the package quality issue but also the possible error in wafer process or chip design interacting with the assembly process.



3.3.1. Test Flow



3.3.2. Test Condition and Time

3.3.2.1. Moisture Sensitivity Test

The purpose of moisture sensitivity test is to identify the classification level of nonhermetic solid state Surface Mount Devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid subsequent thermal and mechanical damage during the assembly solder reflow attachment and/or repair operation.

*Moisture Sensitivity Test Flow

Electrical Test \rightarrow SAT \rightarrow TC (-65°C~+150°C, 5Cycles) \rightarrow Bake (125°C, 24Hrs) \rightarrow Soak Level III (30°C, 60%R.H., 192Hrs) \rightarrow Convection Reflow (260 +5/-0°C, 0~20Secs, 3Cycles) \rightarrow Electrical Test \rightarrow SAT

Confidential - 7/12 - Octobor 19,2015



Test Item	Test Condition (Level III)	Test Time
Temp. Cycle	-65°ℂ ~ +150°ℂ	5Cycles
Bake	125℃	24Hrs
Unbiased Temp- Humidity Soak	30℃, 60%R.H.	192Hrs
Convection Reflow	IR REFLOW PROFILE FOR 260 – 0 / +5°C (Pb-Free) TEMP (°C) Max 265 255 230 217 190 180 (e) (c) TIME (S) (a) Preheat Temp. = 60~120 seconds Max. (b) Temp. maintained above 217°C = 60~150 seconds (c) Temp. maintained above 230°C = 30~60 seconds (d) Temp. maintained above 255°C = 20~40 seconds (e) Peak Temp. Range = 260(-0/+5)°C & Max. 20 seconds P.S. Time 25°C to Peak Temp. = 8 minutes Max.	3Cycles

3.3.2.2. High-Temperature Storage Life Test

The high-temperature storage life test measures device resistance to a high-temperature environment that simulates a storage environment. The stress temperature is set to 150° C in order to accelerate the effect of temperature on the test samples. In the test, no voltage bias is applied to the devices.


Test Item	Test Condition	Test Time
HTST	150℃	1000Hrs

Confidential - 8/12 - Octobor 19,2015



3.3.2.3. Temperature Cycling Test

The purpose of temperature cycling test is to study the effect of thermal expansion mismatch among the different components within a specific die and package system. The cycling test system has a cold dwell at -65°C and a hot dwell 150°C, and it employs a circulating air environment to ensure rapid stabilization at a specified temperature. During temperature cycling test, devices are inserted into the cycling test system and held at cold dwell for 10 minutes, then the devices are heated to hot dwell for 10 minutes. One cycle includes the duration at both extreme temperatures and the two transition times. The transition period is less than one minute at 25°C. Samples of surface mount devices must first undergo preconditioning and pass a final electrical test prior to the temperature cycling test.



3.3.2.4. Pressure Cooker Test

The pressure cooker test is an environmental test that measures device resistance to moisture penetration and the effect of galvanic corrosion. The stress conditions for the pressure cooker are 121° C, 100% relativity humidity, and 2.0atm pressure. Samples of surface mount devices are subjected to preconditioning and a final electrical test prior to the pressure cooker test.



Test Item	Test Condition	Test Time
PCT	121˚ℂ , 100%R.H., 2.0atm	96Hrs

3.3.2.5. Highly-Accelerated Temperature and Humidity Stress Test

The highly-accelerated temperature and humidity stress test is performed for the purpose of evaluating the reliability of nonhermetic packaged solid-state device in an environment with high humidity. It employs severe condition of temperature, humidity, and bias that accelerate the penetration of moisture through the external protective material (encapsulant or seal) or along the interface between the external protective material and the metallic conductor that pass through it. The stress conditions of the HAST are 130°C, 85% relativity humidity, 2.3atm pressure, and 1.575V maximum operating voltage. Samples of surface mount devices are subjected to preconditioning and a final electrical test prior to the highly-accelerated temperature and humidity stress test.

Test Item	Test Condition	Test Time
HAST	130℃, 85%R.H., 2.3atm, 1.575V	96Hrs

3.3.3. Test Criteria and Result

Table 4 shows the test results and reference standard of environmental test. The test status and results of AS4C128M16D3-12BAN are also presented in the table. All pass from these test results mean that Alliance's SDRAM products are much more endurable in most of their service environment.

Confidential - 10/12 - Octobor 19,2015



Test Item	Reference Standard	A/R Criteria	Failure/S.S.	Status	Failure Mode
Moisture Sensitivity	J-STD-020	0/1	0/231 x 3	PASS	N/A
HTST	JESD22- A103	0/1	0/45 x 1	PASS	N/A
TCT*	JESD22- A104	0/1	0/77 x 3	PASS	N/A
PCT*	JESD22- A102	0/1	0/77 x 3	PASS	N/A
HAST*	JESD22- A110	0/1	0/77 x 3	PASS	N/A

^{*} Sampling from Moisture Sensitivity

Table 4. Environmental Test Criteria and Result

3.4. ESD Test

Electrical discharge into semiconductor product is one of the leading causes of device failure in the customer's manufacturing process. Alliance performs the ESD test to ensure that the performance of AS4C128M16D3-12BAN will not be degraded to an unacceptable level by exposure to a succession of electrostatic discharge. The test methods and test results are shown in Table 5.

Test Item	Test Method				
	Reference Standard	Test Condition	Criteria	Sample	(F/S.S)
H.B.M.	AEC Q100-002	R=1.5KΩ, C=100pF	≥±2KV	3ea	0/3
M.M.	AEC Q100-003	R=0KΩ, C=200pF	≥±200V	3ea	0/3
C.D.M.	AEC Q100-011	Non-Socket Mode	≥ ± 500V	3ea	0/3

Table 5. ESD Test Condition and Result

3.5. Latch-Up Test

CMOS products can be prone to over-voltage exceeding the maximum device rating if the parasitic p-n-p-n SCRs (Silicon-controlled rectifier) are improperly biased. When the SCR turns on, it draws excessive current and causes products being damaged by thermal runaway. The Table 6 shows the latch-up test method and the test result of no failure.



Test Item	Test Method			Result
rest item	Reference Standard	Test Condition & Criteria	Sample	(F/S.S)
Latch-Up	AEC Q100-004	Vtr(+) ≥ 1.5 * Vcc Vtr(-) ≤ -0.5 * Vcc Itr(+) ≥ 100mA Itr(-) ≤ -100mA	6ea	0/6

Table 6. Latch-Up test Condition and Result

4. CONCLUSION

Reliability test is to ensure the ability of a product in order to perform a required function under specific conditions for a certain period of time. Through those tests, the devices of potential failure can be screened out before shipping to the customer. At the same time, the test results are fed back to process, design and other related departments for improving product quality and reliability.

According to the life time test data, the short-term 48Hrs failure rate (= the normal operation 0-1 year) of AS4C128M16D3-12BAN is equal to 0 DPM at Ta=55°C and Vcc=1.5V with 60% confidence level AND the long-term the 1000Hrs failure rate (= normal operation 1-10 AS4C128M16D3-12BAN is equal to 23 FIT at Ta=55 ℃ and Vcc=1.5V with 60% confidence level. The results of environmental test, ESD test and latch-up test also ensure that AS4C128M16D3-12BAN is manufactured under a precise control of quality work by Alliance and its subcontractors. Thus, this experiment based on the Alliance reliability test standard for above test items can all pass.

With the extensive research and development activities and the cooperation of all departments, Alliance continuously sets and maintains higher standard of quality and reliability to satisfy the future demand of its customers.

Confidential - 12/12 - Octobor 19,2015