

Reliability Qualification Report

for

DDR4 SDRAM with Pb/Halogen Free (Industrial)

(256M×16, 19nm SDRAM AS4C256M16D4A-62BIN)

Issued Date: June 27, 2022



CONTENTS

0.	RELI	ABILITY TEST SUMMARY1						
1.	INTF	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2					
2.	PRO	DUCT INFORMATION2	2					
3.	3. RELIABILITY							
	3.1.	Sample Preparation Flow2	2					
	3.2.	Life Test	3					
		3.2.1. Test Flow	3					
		3.2.2. Test Criteria	3					
		3.2.3. Failure Rate Calculation and Test Result4	1					
	3.3.	Environmental Test	3					
		3.3.1. Test Flow	7					
		3.3.2. Test Condition and Time	7					
		3.3.3. Test Criteria and Result10)					
	3.4.	ESD Test10)					
	3.5.	Latch-Up Test11	1					
4.	CON	CLUSION	1					



Reliability Qualification Report for AS4C256M16D4A-62BIN (256M x 16 DDR4 SDRAM with Pb/Halogen Free)

0. RELIABILITY TEST SUMMARY

Test Item	Test Condition	Pass Criteria	Test Result	
EFR	1.3*Vint, 125°C, 48Hrs	0 - 1 (Year)	0/2400	
	1.5 vint, 125 C, 40115	\leq 1000 (DPM)	0 DPM (PASS)	
		1 - 10 (Year)	0/450	
OLT	1.3*Vint, 125°C, 1000Hrs	1 - 10 (1ear)	10.77 FIT (PASS)	
		≦50 (FIT)	MTBF=	
		≝00 (I II)	92.85 x 10 ⁶ Hrs	
MSLT	Level III	0/1 (A/R)	0/152 (PASS)	
	150 ℃,	0/1 (A/R)		
HTST	1000Hrs	0/1 (7/17)	0/76 (PASS)	
	-65°C ~ +150°C, @3cph,			
ТСТ	500Cycles	0/1 (A/R)	0/76 (PASS)	
	130° ℃, 85%R.H.,			
HAST	2.3atm, Vmax, 96Hrs	0/1 (A/R)	0/76 (PASS)	
	HBM: R=1.5KΩ, C=100pF	≧±2KV	0/3 (PASS)	
ESD	CDM: Non-Socket Mode $\geq \pm 500V$		0/3 (PASS)	
	Vtr (+) ≧1.5 *			
Latch-Up	Vtr (-) ≦-0.5 *	0/6 (PASS)		
Laton-op	ltr(+)≧100m	0,0 (17,00)		
	ltr(-)≦-100n	าA		

Moisture Sensitivity Level Test Flow & Condition:

Electrical Test → SAT → TC (-65°C ~+150°C, 5Cycles) → Bake (125°C, 24Hrs) → Soak Level III (30°C, 60%R.H., 192Hrs) → Convection Reflow (260 +5/-0°C, 0~20Secs, 3Cycles) → Electrical Test → SAT



1. INTRODUCTION

In order to meet the most stringent market demands for high quality and reliability semiconductor components, Alliance maintains a strict reliability program in all products. The purpose of this report is to give an overview of the reliability status of AS4C256M16D4A-62BIN. Accelerated tests are performed on product, and then the results are extrapolated to standard operating conditions in order to calculate and estimate the component's failure rate.

2. PRODUCT INFORMATION

The AS4C256M16D4A-62BIN is a 256M*16 bits high-speed CMOS Double Data Rate Four Synchronous Dynamic Random Access Memory (DDR4 SDRAM operating from a double Volt power supply. By employing some new CMOS circuit design technologies and the advanced DRAM process technologies, the AS4C256M16D4A-62BIN is well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications. The AS4C256M16D4A-62BIN is packaged in a standard 96ball, plastic 7.5x13mm wBGA.

3. RELIABILITY

Many stress tests have been standardized in such documents as MIL-STD-883, EIAJ-IC-121, EIA/JESD22 and JEDEC-NOTE-17. From these standards, Alliance has selected a series of tests to ensure that reliability targets are being met. These tests, including life test, environmental test, ESD test and latch-up test, are discussed in the following sections.

3.1. Sample Preparation Flow

 $CP \rightarrow Assembly 96B BGA \rightarrow FT \rightarrow Sampling Good Parts for Reliability Test$



3.2. Life Test

The purpose of the Early Failure Rate (EFR) is to estimate the infant mortality failure rate that occurs within the first year of normal device operation by accelerating infant mortality failure mechanisms. The oven temperature for the EFR test is 125°C. Testing is performed with dynamic signals applied to the device, and the voltage is 1.3*Vint

The purpose of the Operating Life Test (OLT) is to determine the reliability of products by accelerating thermally activated failure mechanisms by subjecting samples to extreme temperatures under biased operating condition of 1.3*Vint. The test is used to predict long-term failure rates in terms of FITs (failures in time), with one FIT representing one failure in 10⁹ devicehours. The test samples are screened directly after final electrical testing. The oven temperature for the OLT is 125°C. Testing is performed with dynamic signals applied to the device, and the voltage is 1.3*Vint

3.2.1. Test Flow

(1) EFR Test Flow

B/I 48Hrs (125°C, 1.3*Vint) → Electrical Test (95°C, 25°C, -40°C)

- (2) OLT Test Flow
 - B/I 168Hrs (125°C, 1.3*Vint) \rightarrow Electrical Test (95°C, 25°C, -40°C)

→ B/I 500Hrs (125°C, 1.3*Vint) → Electrical Test (95°C, 25°C, -40°C)

→ B/I 1000Hrs (125°C, 1.3*Vint) → Electrical Test (95°C, 25°C, -40°C)

3.2.2. Test Criteria

Test Item	Reference Standard	Test Condition	Prediction Duration	Pass Criteria
EFR 48Hrs	JESD22-A108	Vcc= 1.3*Vint Ta= 125°C	0 – 1 (Year)	≦1000 (DPM)
OLT 1000Hrs	3L0D22-A100	Vcc= 1.3*Vint Ta= 125°C	1 – 10 (Year)	\leq 50 (FIT)

3.2.3. Failure Rate Calculation and Test Result

The life test is performed for the purpose of accelerating the probable electrical and physical weakness of devices subjected to the specified conditions over an extended time period.

By choosing the appropriate thermal activation energy (Ea), data taken at an elevated temperature can be translated to a lower standard operating temperature through the Arrhenius equation:

T(AF)= Exp [(Ea/k)*(1/Tn-1/Ts)]...(1)

where

T(AF)= Temperature Acceleration Factor Tn= Normal Temperature in Absolute Temperature (K) Ts= Stress Temperature in Absolute Temperature (K) k= Boltzmann's Constant (8.62*10^-5 eV/K) Ea= Thermal Activation Energy

By choosing the appropriate electrical field acceleration rate constant (Vf), data taken at an elevated voltage can be translated to a lower standard operating voltage through the Eyring model:

E(AF)= Exp [Vf*(Vs-Vn)]...(2)

where

E(AF)= Electrical Field Acceleration Factor

Vn= Normal Operating Voltage

Vs= Stress Operating Voltage

Vf= Electrical Field Acceleration Rate Constant

By combining the equation (1) & (2), the failure rate (λ) can be calculated by using the following equation:

λ (FIT)= [(Lamda of 60% CL) / (2*TDH*AF)]*10^9...(3)

where

 λ = Failure Rate in FIT



AF= Acceleration Factor

= T(AF) * E(AF)

TDH= Total Device-Hours of the Test

= Device No. * Hour

Lamda of CL= 60% Confidence Level (Refer to the Following Table)

DF	Lamda
1	0.70
2	1.83
3	2.95
4	4.04
5	5.13
6	6.21
7	7.28
8	8.35
9	9.41
10	10.50

DF= 2 * (Failure No. + 1)

Therefore, from equation (3), we can get the FIT number for our OLT experiment. The MTBF can be also calculated from the reciprocal of the FIT rate multiplied by 10^{9} .

3.2.3.1. EFR Test Result

A summary of Early Failure Rate (EFR) data for the AS4C256M16D4A-62BIN is listed in Table 1, where the total of 2,400 devic-es at 125°C has been collected with 0 failure.

Test Item	Sample	Test Result (Failure / Sample Size) 48 Hrs	Failure Mode
EFR	2400ea	0/2400 [= 0 DPM]	N/A

Table 1. EFR Test Result for 0-1 Year Prediction

3.2.3.2. OLT Test Result

A summary of Operating Life Test (OLT) data for the AS4C256M16D4A-62BIN is listed in Table 2, where the total of 450,000 device-hours at 125°C has been collected with 0 failure. Table 3 shows the final result that the failure rate of 10.77 FIT at Ta = 55°C and Vcc= 1.2V / Vpp= 2.5V is predicted.

Test Item	Sample		lt (Failure / Sa	mple Size)	Failure Mode
rest item	Sample	168 Hrs	500 Hrs	1000 Hrs	i anure mode
OLT	450ea	0/450	0/450	0/450	N/A

Table	2.	OLT	Test	Result

Sample	Device	Total	Failure Rate Prediction			
Sample	-Hours	Failure	55°C & 1.2V / 2.5V	λ	MTBF	
	nouis	i unuio	(% / 1000hrs)	(FIT)	(Hr)	
450ea	450,000	0ea	0.001077	10.77	92.85 x 10⁵	


 Table 3. OLT for 1-10 Year Failure Rate Prediction

3.3. Environmental Test

The purpose of environmental test is to evaluate the ability of semiconductor device to withstand the temperature stress, humidity stress, electrical stress or any combination of these. It can reveal not only the package quality issue but also the possible error in wafer process or chip design interacting with the assembly process.



3.3.1. Test Flow



3.3.2. Test Condition and Time

3.3.2.1. Moisture Sensitivity Test


The purpose of moisture sensitivity test is to identify the classification level of nonhermetic solid state Surface Mount Devices (SMDs) that are sensitive to moisture-induced stress so that they can be properly packaged, stored, and handled to avoid subsequent thermal and mechanical damage during the assembly solder reflow attachment and/or repair operation.

*Moisture Sensitivity Test Flow

Electrical Test → SAT → TC (-65°C ~+150°C, 5Cycles) → Bake (125°C, 24Hrs) → Soak Level III (30°C, 60%R.H., 192Hrs) → Convection Reflow (260 +5/-0°C, 0~20Secs, 3Cycles) → Electrical Test → SAT



Reliability Qualification Report



3.3.2.2. High-Temperature Storage Life Test


The high-temperature storage life test measures device resistance to a high-temperature environment that simulates a storage environment. The stress temperature is set to 150° C in order to accelerate the effect of temperature on the test samples. In the test, no voltage bias is applied to the devices.

Test Item	Test Condition	Test Time
HTST	150 ℃	1000Hrs



3.3.2.3. Temperature Cycling Test

The purpose of temperature cycling test is to study the effect of thermal expansion mismatch among the different components within a specific die and package system. The cycling test system has a cold dwell at -65° C and a hot dwell 150° C, and it employs a circulating air environment to ensure rapid stabilization at a specified temperature. During temperature cycling test, devices are inserted into the cycling test system and held at cold dwell for 10 minutes, then the devices are heated to hot dwell for 10 minutes. One cycle includes the duration at both extreme temperatures and the two transition times. The transition period is less than one minute at 25° C. Samples of surface mount devices must first undergo preconditioning and pass a final electrical test prior to the temperature cycling test.



3.3.2.4. Highly-Accelerated Temperature and Humidity Stress Test

The highly-accelerated temperature and humidity stress test is performed for the purpose of evaluating the reliability of nonhermetic packaged solid-state device in an environment with high humidity. It employs severe condition of temperature, humidity, and bias that accelerate the penetration of moisture through the external protective material (encapsulant or seal) or along the interface between the external protective



material and the metallic conductor that pass through it. The stress conditions of the HAST are 130° C, 85% relativity humidity, 2.3atm pressure, and maximum operating voltage. Samples of surface mount devices are subjected to preconditioning and a final electrical test prior to the highly-accelerated temperature and humidity stress test.

Test Item	Test Condition	Test Time
HAST	130 $^\circ\!\mathbb{C}$, 85%R.H., 2.3atm, Vmax	96Hrs

3.3.3. Test Criteria and Result

Table 4 shows the test results and reference standard of environmental test. The test status and results of AS4C256M16D4A-62BIN are also presented in the table. All pass from these test results mean that Alliance's SDRAM products are much more endurable in most of their service environment.

Test Item	Reference Standard	A/R Criteria	Failure/S.S.	Status	Failure Mode
Moisture Sensitivity	J-STD-020	0/1	0/152	PASS	N/A
HTST	JESD22- A103	0/1	0/76	PASS	N/A
TCT*	JESD22- A104	0/1	0/76	PASS	N/A
HAST*	JESD22- A110	0/1	0/76	PASS	N/A

* Sampling from Moisture Sensitivity

Table 4. Environmental Test Criteria and Result

3.4. ESD Test

Electrical discharge into semiconductor product is one of the leading causes of device failure in the customer's manufacturing process. Alliance performs the ESD test to ensure that the performance of AS4C256M16D4A-62BIN will not be degraded to an unacceptable level by exposure to a succession of electrostatic discharge. The test methods and test results are shown in Table 5.

Test Item	Test Method					
1651 116111	Reference Standard	Test Condition	Criteria	Sample	(F/S.S)	
H.B.M.	JESD22-A114	R=1.5KΩ, C=100pF	≥±2KV	3ea	0/3	
C.D.M.	JESD22-C101	Non-Socket Mode	≥±500V	3ea	0/3	

Table 5. ESD Test Condition and Result

3.5. Latch-Up Test

CMOS products can be prone to over-voltage exceeding the maximum device rating if the parasitic p-n-p-n SCRs (Silicon-controlled rectifier) are improperly biased. When the SCR turns on, it draws excessive current and causes products being damaged by thermal runaway. The Table 6 shows the latch-up test method and the test result of no failure.

Test Item	Test Method			Result
	Reference Standard	Test Condition & Criteria	Sample	(F/S.S)
Latch-Up	JESD78	Vtr (+) ≧1.5 * Vcc Vtr (-) ≦-0.5 * Vcc Itr(+)≧100mA	6ea	0/6
		ltr(-)≦-100mA		

Table 6. Latch-Up test Condition and Result

4. CONCLUSION

Reliability test is to ensure the ability of a product in order to perform a required function under specific conditions for a certain period of time. Through those tests, the devices of potential failure can be screened out before shipping to the customer. At the same time, the test results are fed back to process, design and other related departments for improving product quality and reliability.

According to the life time test data, the short-term 48Hrs failure rate (= the normal operation 0-1 year) of AS4C256M16D4A-62BIN is equal to 0 DPM at Ta= 55° C and Vcc= 1.2V / Vpp= 2.5V with 60% confidence level AND the long-term 1000Hrs



failure rate (= the normal operation 1-10 year) of AS4C256M16D4A-75BIN is equal to 10.77 FIT at Ta=55°C and Vcc= 1.2V / Vpp= 2.5V with 60% confidence *level.* The re-sults of environmental test, ESD test and latch-up test also ensure that AS4C256M16D4A-62BIN is manufactured under a precise control of quality work by Alliance and its subcontractors. **Thus, this experiment based on the Alliance reliability test standard for above test items can all pass**.

With the extensive research and development activities and the cooperation of all departments, Alliance continuously sets and maintains higher standard of quality and reliability to satisfy the future demand of its customers.