

# **Reliability Qualification Report**

for

**DDR2 SDRAM with Pb/Halogen Free**

**(38nm 1Gb DDR2 SDRAM AS4C64M16D2B-25BCN)**

## Index

|                              |               |
|------------------------------|---------------|
| <b>1. Information</b>        | <b>Page 1</b> |
| <b>2. Life Test</b>          | <b>Page 2</b> |
| <b>3. Environmental Test</b> | <b>Page 3</b> |
| <b>4. ESD Test</b>           | <b>Page 4</b> |
| <b>5. Latch-up Test</b>      | <b>Page 5</b> |
| <b>6. IR-reflow Profile</b>  | <b>Page 6</b> |

## 1. Information

|                   |                    |
|-------------------|--------------------|
| <b>Product</b>    | 1Gb DDR2 SDRAM     |
| <b>Device</b>     | AS4C64M16D2B-25BCN |
| <b>Technology</b> | 38nm               |
| <b>Function</b>   | 64M*16 DDRII       |

|                             |                                 |
|-----------------------------|---------------------------------|
| <b>Package Type</b>         | 84B FBGA                        |
| <b>Leadframe/ Substrate</b> | BT                              |
| <b>Lead Finish</b>          | Sn/Ag/Cu 96.5/3/0.5 ; 0.45mm    |
| <b>Molding Compound</b>     | HITACHI CEL-1702HF              |
| <b>Package Size</b>         | 8*10.5 / 8*12.5 mm <sup>2</sup> |

## 2. Life Test

| Test Items                                    | Test Conditions          | Sample Size | Stress Hours                | Results<br>(Number of failures) |
|-----------------------------------------------|--------------------------|-------------|-----------------------------|---------------------------------|
| 2.1 High Temperature<br>Operation Life Test * | Ta = 125 °C ; VDD > 1.9V | 231         | 168hrs<br>500hrs<br>1000hrs | 0/231<br>0/231<br>0/231         |
| 2.2 Low Temperature<br>Operation Life Test *  | Ta = -45 °C ; VDD > 1.9V | 120         | 168hrs<br>500hrs<br>1000hrs | 0/120<br>0/120<br>0/120         |

Remark:

\*. Preconditioning : J-STD-020 (MSL-2)

Baking @ 125°C , 24 hours. => Soaking @ 85°C / 60% R.H., 168 hours => IR : 3 times,

| Test Items          | Test Conditions          | Sample Size | Stress Hours | Results<br>(Number of failures) |
|---------------------|--------------------------|-------------|--------------|---------------------------------|
| 2.3 Early Life Test | Ta = 125 °C ; VDD > 1.9V | 9,600       | 48hrs        | 8/9600                          |

## 3. Environmental Test


| Test Items                                               | Test Conditions                    | Sample Size | Stress Hours                | Results (Number of failures) |
|----------------------------------------------------------|------------------------------------|-------------|-----------------------------|------------------------------|
| 3.1 High Temperature Storage Life Test *                 | Ta. = 150°C                        | 231         | 168hrs<br>500hrs<br>1000hrs | 0/231<br>0/231<br>0/231      |
| 3.2 Temperature Cycle Test *                             | Ta.= -65°C / +150°C                | 231         | 500cycs                     | 0/231                        |
| 3.3 Autoclave (AC)                                       | Ta. = 121°C / 100%RH;              | 231         | 192hrs                      | 0/231                        |
| 3.4 Highly Accelerated Temperature and Humidity Stress * | Ta. = 110°C / 85%RH;<br>VDD = 1.9V | 231         | 264hrs                      | 0/231                        |

### Remark:

- \*. Preconditioning : J-STD-020 (MSL-2)  
Baking @ 125°C , 24 hours. => Soaking @ 85°C / 60% R.H., 168 hours => IR : 3 times,

## 4. ESD Test

### 4.1 a. Human Body Model (HBM) Test Circuit



\* Human Body Model (HBM)


- Stress Voltage :  $\pm 2000V$
- Sample size : 10 ea/ lot, total 3 lots

4.2 Reference: HBM: JS-001; AEC Q100-002  
 CDM: JESD22-C101, AEC Q100-011

4.3 Judgment Criteria : Pass Leakage, standby current and functionality tests at both high and low temperature.

4.4 Test Result : **HBM :  $> \pm 2000V$**   
**CDM :  $> \pm 1000V$**

### b. Charge Device Model (CDM) test circuit:



Charge Device Model (CDM)


- Stress Voltage :  $\pm 1000V$
- Sample size : 6 ea/ lot, total 3 lots

## 5. Latch-up Test

| Test Items                     | Test Conditions                                                     | Sample Size       | Results<br>(Number of failures) |
|--------------------------------|---------------------------------------------------------------------|-------------------|---------------------------------|
| 5.1 I-test                     | $>\pm 200\text{mA}$ ; $T_a = 95\text{ }^{\circ}\text{C}$            | 12 ea/lot, 3 lots | 0/36                            |
| 5.2 V-supply over voltage test | $+1.5 \times V_{dd\text{MAX}}$ ; $T_a = 95\text{ }^{\circ}\text{C}$ | 6 ea/lot, 3 lots  | 0/18                            |

5.3 Reference: JESD78A, AEC Q100-004

## 6. IR-reflow Profile



1. The IR reflow profile follows the IPC/JEDEC J-STD-020D.1.
2. Ramp up rate: 3 °C/sec max., Ramp down rate: 6 °C/sec max..
3. The maximum temperature should be limited to 260 °C.
4. Time above liquidus temperature (217 °C) should be 60~150 sec.
5. The re-flow should not be repeated for more than 3 times.
6. Time 25 °C to peak temperature should be 8 minutes maximum.