



QSPI NAND Flash  
3.3V 1Gb, 2Gb, 4Gb, 8Gb

---

## Revision History

Revision	Details	Date
Rev 1.0	Initial Release	February.2026

# SPI NAND Flash Datasheet

## Serial Peripheral Interface (SPI) , RevC

### Model

AS5F31G04SNDC-08LIN

AS5F32G04SNDC-08LIN


AS5F34G04SNDC-08LIN

AS5F38G04SNDC-08LIN

### Serial Flash Part Numbering Information

ALLIANCE MEMORY Serial NAND Flash devices are categorized in the following diagram based on the features and densities

**AS5F X XX XX X XX X – XX X X X**



## Contents

<b>1</b>	<b>Introduction.....</b>	<b>7</b>
	1.1 Features.....	7
	1.2 General Description.....	8
	1.3 Memory Mapping Diagram.....	9
	1.4 ECC Protection and Spare Area .....	12
	1.5 Pin Configuration.....	15
<b>2</b>	<b>Device Operation .....</b>	<b>16</b>
	2.1 SPI Mode .....	16
	2.2 Hold Mode.....	17
	2.3 Write Protection Mode .....	18
<b>3</b>	<b>Commands Description.....</b>	<b>19</b>
<b>4</b>	<b>Write Operations.....</b>	<b>20</b>
<b>5</b>	<b>Feature Operations.....</b>	<b>21</b>
<b>6</b>	<b>Read Operations .....</b>	<b>22</b>
	6.1 Read ID (9FH).....	22
	6.2 Page Read (13H).....	23
	6.3 Read from Cache x1 IO (03H/0BH).....	24
	6.4 Read from Cache x2 IO (3BH).....	25
	6.5 Read from Cache x4 IO (6BH).....	26
	6.6 Read from Cache Dual IO (BBH).....	27
	6.7 Read from Cache Quad IO (EBH).....	27
<b>7</b>	<b>Program Operations .....</b>	<b>28</b>
	7.1 Program Load (PL) (02H) .....	29
	7.2 Program Load x4 IO (PL x4) (32H).....	29
	7.3 Program Execute (PE) (10H).....	30
<b>8</b>	<b>Internal Data Move.....</b>	<b>31</b>
	8.1 Program Load Random Data (84H).....	31
	8.2 Program Load Random Data x4 (C4H/34H).....	32
	8.3 Program Load Random Data Quad IO (72H) .....	33
<b>9</b>	<b>Erase Operation- Block Erase (D8H) .....</b>	<b>34</b>
<b>10</b>	<b>Reset Operation - Reset (FFH).....</b>	<b>35</b>
<b>11</b>	<b>One-Time Programmable (OTP) Function.....</b>	<b>36</b>
	11.1 OTP Definition .....	36
	11.2 Parameter Page Definition .....	37
<b>12</b>	<b>Block Protection .....</b>	<b>40</b>
<b>13</b>	<b>Status Register .....</b>	<b>42</b>
<b>14</b>	<b>Block Management.....</b>	<b>43</b>
<b>15</b>	<b>Power-On Process.....</b>	<b>44</b>
<b>16</b>	<b>Electrical Characteristics .....</b>	<b>45</b>
<b>17</b>	<b>Package Outline Information .....</b>	<b>48</b>

## List of Figures

Figure 1-1. Functional Block Diagram .....	8
Figure 1-2. Memory Mapping Diagram for AS5F31G04SNDC-08LIN.....	9
Figure 1-3. Memory Mapping Diagram for AS5F32G04SNDC-08LIN.....	9
Figure 1-4. Memory Mapping Diagram for AS5F34G04SNDC-08LIN.....	10
Figure 1-5. Memory Mapping Diagram for AS5F38G04SNDC-08LIN.....	10
Figure 1-6. Architecture and Address of Page Size 2048+128 bytes .....	12
Figure 1-7. Architecture and Address of Page Size 4096+256 bytes .....	14
Figure 1-8. Pin Assignments .....	15
Figure 2-1. Timing Diagram of SPI Modes .....	16
Figure 2-2. Hold Condition Diagram.....	17
Figure 4-1. Write Enable (06H) Sequence Diagram .....	20
Figure 4-2. Write Disable (04H) Sequence Diagram .....	20
Figure 5-1. Get Feature (0FH) Sequence Diagram .....	21
Figure 5-2. Set Feature (1FH) Sequence Diagram .....	21
Figure 6-1. Read ID (9FH) Sequence Diagram .....	22
Figure 6-2. Page Read to Cache (13H) Sequence Diagram .....	24
Figure 6-3. Read from Cache x1 IO (03H/0BH) Sequence Diagram.....	24
Figure 6-4. Read from Cache x2 IO (3BH) Sequence Diagram.....	25
Figure 6-5. Read from Cache x4 IO (6BH) Sequence Diagram.....	26
Figure 6-6. Read from Cache Dual IO (BBH) Sequence Diagram.....	27
Figure 6-7. Read from Cache Quad (EBH) Sequence Diagram .....	27
Figure 7-1. Program Load (02H) Sequence Diagram.....	29
Figure 7-2. Program Load x4 IO (32H) Sequence Diagram .....	29
Figure 7-3. Program Execute (10H) Sequence Diagram.....	30
Figure 8-1. Program Load Random Data (84H) Sequence Diagram.....	31
Figure 8-2. Program Load Random Data x4 (C4H/34H) Sequence Diagram.....	32
Figure 8-3. Program Load Random Data Quad IO (72H) Sequence Diagram .....	33
Figure 9-1. Block Erase (D8H) Sequence Diagram .....	34
Figure 10-1. Reset (FFH) Sequence Diagram.....	35
Figure 15-1. Power-On Process .....	44
Figure 16-1. Serial Input Timing .....	47
Figure 16-2. Serial Output Timing .....	47
Figure 16-3. Hold# Timing .....	47
Figure 16-4. WP# Timing.....	47
Figure 17-1. LGA (8 x 6 x 0.8mm) Package Outline Drawing Information.....	49

## List of Tables

Table 1-1. Product Information .....	7
Table 1-2. 24 bits of Row address .....	11
Table 1-3. 16 bits of Column address .....	11
Table 1-4. Wrap Bit Definition .....	11
Table 1-5. ECC Protection and Spare Area for Page size 2048+128 bytes.....	12
Table 1-6. ECC Protection and Spare Area for Page size 4096+256 bytes.....	13
Table 1-7. Pin Descriptions.....	15
Table 3-1. SPI NAND Command Set .....	19
Table 5-1. Feature Register Table .....	21
Table 6-1. ID Definition Table .....	22
Table 11-1. OTP State.....	36
Table 11-2. OTP Page Definition .....	36
Table 11-3. Parameter Page Data Structure .....	37
Table 11-4. CASN information .....	38
Table 12-1. Block Protection Bits Table .....	41
Table 13-1. Status Register Bit Description .....	42
Table 14-1. Valid Block Information.....	43
Table 15-1. Power-On Process Parameters .....	44
Table 16-1. Capacitance Characteristics .....	45
Table 16-2. SPI NAND DC Characteristics.....	45
Table 16-3. AC Time Characteristics ( $T_A = -40 \sim 85^\circ\text{C}$ , $C_L = 10\text{pF}$ ) .....	46
Table 17-1. LGA (8 x 6 x 0.8mm) Dimension Table.....	48

## 1 Introduction

### 1.1 Features

- **Single-Level Cell (SLC) NAND Flash**
- **Operating Voltage Support**
  - VCC: 3.3V (3.0V to 3.6V)
- **Clock Frequency**
  - Up to 120MHz
- **Standard, Dual and Quad SPI**
  - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
  - Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#
  - Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3
- **ECC Protection**
  - 8bit ECC for each sector (512bytes + 32bytes)
- **Temperature**
  - Operating Temperature: -40°C to +85°C
  - Storage Temperature: -65°C to +150°C
- **Package (Pb Free and Halogen Free)**
  - 8-pin LGA-8 (8 x 6 x 0.8mm)
- **OTP Protection**
  - 63 pages one time programmable
- **Performance (Typical)**
  - Page Program Time:
    - 750 us (for Page Size 4096 + 256 Bytes)
    - 550 us (for Page Size 2048 + 128 Bytes)
  - Page Read Time:
    - 150 us (for Page Size 4096 + 256 Bytes)
    - 75 us (for Page Size 2048 + 128 Bytes)
  - Block Erase Time: 3ms
- **Operating Current (Typical)**
  - Read Operation Current: 20mA
  - Program Operation Current: 20mA
  - Erase Operation Current: 30mA
  - Standby current: 120uA
- **Endurance**
  - P/E cycles: more than 60,000/cycles
- **Data Retention**
  - 10/years

**Table 1-1. Product Information**

Part Number	Density	VCC	ECC	Page Size	Block	Device	Package
AS5F31G04SNDC-08LIN	1Gbits	3.3V	8bit	2048+128 Bytes	64 Pages	1024 Blocks	LGA-8
AS5F32G04SNDC-08LIN	2Gbits	3.3V	8bit	2048+128 Bytes	64 Pages	2048 Blocks	LGA-8
AS5F34G04SNDC-08LIN	4Gbits	3.3V	8bit	4096+256 Bytes	64 Pages	2048 Blocks	LGA-8
AS5F38G04SNDC-08LIN	8Gbits	3.3V	8bit	4096+256 Bytes	64 Pages	4096 Blocks	LGA-8

## 1.2 General Description

SPI (Serial Peripheral Interface) NAND provides a low cost and low pin count solution to alternate SPI-NOR in high density non-volatile memory storage solution for embedded systems.

SPI NAND is a flash memory device with SLC NAND of the standard parallel NAND. The serial electrical interface follows the industry-standard serial peripheral interface. The command sets are similar to SPI-NOR command sets. Some modifications have been made for handling NAND-specific functions. Besides, new features are added to extend applications. The SPI NAND has 8 pin counts in total, including six signal lines plus VCC and GND.

Each block of the serial NAND is subdivided into 64 programmable pages. Each page consists of a data storage region and a spare area. The data storage region is used to store user-programmed data and the spare area is typically used for memory management and error correction functions.





Figure 1-1. Functional Block Diagram


### 1.3 Memory Mapping Diagram



**Figure 1-2. Memory Mapping Diagram for AS5F31G04SNDC-08LIN**

**Notes:**


1. CA: Column Address. The 12-bit address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are “out of bounds” do not exist in the device, and cannot be addressed.
2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<15:6> selects a block.



**Figure 1-3. Memory Mapping Diagram for AS5F32G04SNDC-08LIN**

**Notes:**


1. CA: Column Address. The 12-bit address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176 through 4095 of each page are “out of bounds” do not exist in the device, and cannot be addressed.
2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<16:6> selects a block.



**Figure 1-4. Memory Mapping Diagram for AS5F34G04SNDC-08LIN**

**Notes:**

1. CA: Column Address. The 13-bit address is capable of addressing from 0 to 8191 bytes; however, only bytes 0 through 4351 are valid. Bytes 4352 through 8191 of each page are “out of bounds” do not exist in the device, and cannot be addressed.
2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<16:6> selects a block.



**Figure 1-5. Memory Mapping Diagram for AS5F38G04SNDC-08LIN**

**Notes:**

1. CA: Column Address. The 13-bit address is capable of addressing from 0 to 8191 bytes; however, only bytes 0 through 4351 are valid. Bytes 4352 through 8191 of each page are “out of bounds” do not exist in the device, and cannot be addressed.
2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<17:6> selects a block.

**Table 1-2. 24 bits of Row address**

Row Address	24 bits of Row Address		
Block / Page	Dummy Bits	Address bits for Block	Address bits for Page
0 ~ 1023 / 0 ~ 63	RA<23:16> <sup>(1)</sup>	RA<15:6>	RA<5:0>
0 ~ 2047 / 0 ~ 63	RA<23:17> <sup>(1)</sup>	RA<16:6>	RA<5:0>
0 ~ 4095 / 0 ~ 63	RA<23:18> <sup>(1)</sup>	RA<17:6>	RA<5:0>

**Table 1-3. 16 bits of Column address**

Cache Length (Bytes)	16 bits of Column Address			
	Wrap <2>	Wrap <1>	Wrap <0>	Address bits for Cache
4352 <sup>(2)</sup>	CA<15>	CA<14>	CA<13>	CA<12:0>
2176 <sup>(2)</sup>	CA<15>	CA<14>	CA<13>	CA<12> <sup>(1)</sup> CA<11:0>

**Table 1-4. Wrap Bit Definition**

Wrap <2>	Wrap <1>	Wrap <0>	Cache Length (Bytes)
0	0	X	4352 2176
0	1	X	4096 2048
1	0	X	64
1	1	X	16

**Note:**

1. It is recommended to set the value equal to '0'
2. The Wrap bit setting determines the cache length. Please refer to the Table 1-4.

### 1.4 ECC Protection and Spare Area

Table 1-5. ECC Protection and Spare Area for Page size 2048+128 bytes

Start Address	End Address	ECC Protected	Area	Description
0000h	01FFh	Yes	Main Area 1	Data storage region 1
0200h	03FFh	Yes	Main Area 2	Data storage region 2
0400h	05FFh	Yes	Main Area 3	Data storage region 3
0600h	07FFh	Yes	Main Area 4	Data storage region 4
0800h	0803h	No	Spare Area 1-1	Meta data 1-1 <sup>(2)</sup>
0804h	0811h	Yes		Meta data 1-2
0812h	0815h	No	Spare Area 2-1	Meta data 2-1 <sup>(2)</sup>
0816h	0823h	Yes		Meta data 2-2
0824h	0827h	No	Spare Area 3-1	Meta data 3-1 <sup>(2)</sup>
0828h	0835h	Yes		Meta data 3-2
0836h	0839h	No	Spare Area 4-1	Meta data 4-1 <sup>(2)</sup>
083Ah	0847h	Yes		Meta data 4-2
0848h	0855h	Yes	Spare Area 1-2	ECC parity <sup>(3)</sup> for Main 1 + Spare 1
0856h	0863h	Yes	Spare Area 2-2	ECC parity <sup>(3)</sup> for Main 2 + Spare 2
0864h	0871h	Yes	Spare Area 3-2	ECC parity <sup>(3)</sup> for Main 3 + Spare 3
0872h	087Fh	Yes	Spare Area 4-2	ECC parity <sup>(3)</sup> for Main 4 + Spare 4

**Notes:**

1. Each page is divided into 4 Sectors. Each Sector combines a 512 Bytes Main Area and a 32 Bytes Spare Area. For example, Sector 1 = Main Area 1 + Spare Area 1. The user can carefully program each sector one by one without erasing but it's not recommended. If the address was overlapped, it's double program to cause crush.
2. The 1st to 4th bytes in the meta data are unprotected by ECC.
3. When ECC is enabled, the internal ECC parity area only can be read, and the data is 'FF'.





Figure 1-6. Architecture and Address of Page Size 2048+128 bytes

**Table 1-6. ECC Protection and Spare Area for Page size 4096+256 bytes**

Start Address	End Address	ECC Protected	Area	Description
0000h	01FFh	Yes	Main Area 1	Data storage region 1
0200h	03FFh	Yes	Main Area 2	Data storage region 2
0400h	05FFh	Yes	Main Area 3	Data storage region 3
0600h	07FFh	Yes	Main Area 4	Data storage region 4
0800h	09FFh	Yes	Main Area 5	Data storage region 5
0A00h	0BFFh	Yes	Main Area 6	Data storage region 6
0C00h	0DFFh	Yes	Main Area 7	Data storage region 7
0E00h	0FFFh	Yes	Main Area 8	Data storage region 8
1000h	1003h	No	Spare Area 1-1	Meta data 1-1 <sup>(2)</sup>
1004h	1011h	Yes		Meta data 1-2
1012h	1015h	No	Spare Area 2-1	Meta data 2-1 <sup>(2)</sup>
1016h	1023h	Yes		Meta data 2-2
1024h	1027h	No	Spare Area 3-1	Meta data 3-1 <sup>(2)</sup>
1028h	1035h	Yes		Meta data 3-2
1036h	1039h	No	Spare Area 4-1	Meta data 4-1 <sup>(2)</sup>
103Ah	1047h	Yes		Meta data 4-2
1048h	104Bh	No	Spare Area 5-1	Meta data 5-1 <sup>(2)</sup>
104Ch	1059h	Yes		Meta data 5-2
105Ah	105Dh	No	Spare Area 6-1	Meta data 6-1 <sup>(2)</sup>
105Eh	106Bh	Yes		Meta data 6-2
106Ch	106Fh	No	Spare Area 7-1	Meta data 7-1 <sup>(2)</sup>
1070h	107Dh	Yes		Meta data 7-2
107Eh	1081h	No	Spare Area 8-1	Meta data 8-1 <sup>(2)</sup>
1082h	108Fh	Yes		Meta data 8-2
1090h	109Dh	Yes	Spare Area 1-2	ECC parity <sup>(3)</sup> for Main 1 + Spare 1
109Eh	10ABh	Yes	Spare Area 2-2	ECC parity <sup>(3)</sup> for Main 2 + Spare 2
10ACh	10B9h	Yes	Spare Area 3-2	ECC parity <sup>(3)</sup> for Main 3 + Spare 3
10BAh	10C7h	Yes	Spare Area 4-2	ECC parity <sup>(3)</sup> for Main 4 + Spare 4
10C8h	10D5h	Yes	Spare Area 5-2	ECC parity <sup>(3)</sup> for Main 5 + Spare 5
10D6h	10E3h	Yes	Spare Area 6-2	ECC parity <sup>(3)</sup> for Main 6 + Spare 6
10E4h	10F1h	Yes	Spare Area 7-2	ECC parity <sup>(3)</sup> for Main 7 + Spare 7
10F2h	10FFh	Yes	Spare Area 8-2	ECC parity <sup>(3)</sup> for Main 8 + Spare 8

**Notes:**

- Each page is divided into 8 Sectors. Each Sector combines a 512 Bytes Main Area and a 32 Bytes Spare Area. For example, Sector 1 = Main Area 1 + Spare Area 1. The user can carefully program each sector one by one without erasing but it's not recommended. If the address was overlapped, it's double program to cause crush
- The 1st to 4th bytes in the meta data are unprotected by ECC.
- When ECC is enabled, the internal ECC parity area only can be read, and the data is 'FF'.



**Figure 1-7. Architecture and Address of Page Size 4096+256 bytes**

### 1.5 Pin Configuration




Figure 1-8. Pin Assignments

Table 1-7. Pin Descriptions

Pin Name	Type	Description
CS#	Input	Chip Select
SCLK	Input	Serial Clock
SI/SIO0	I/O	Serial Data Input / Serial Data IO0
SO/SIO1	I/O	Serial Data Output / Serial Data IO1
WP#/SIO2	I/O	Write Protect / Serial Data IO2
Hold#/SIO3	I/O	Hold / Serial Data IO3
VCC	Supply	Power Supply
VSS	Ground	Ground


## 2 Device Operation

### 2.1 SPI Mode

SPI NAND supports two SPI modes:

- CPOL = 0, CPHA = 0 (Mode 0)
- CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched in on the rising edge of SCLK and output data is available on the falling edge of SCLK for both mode 0 and mode 3. The timing diagrams shown in this data sheet are mode 0.



**Figure 2-1. Timing Diagram of SPI Modes**

**Note:**

1. SCLK provides interface timing for SPI NAND. Address, data and commands are latched on the rising edge of SCLK. Data is placed on SO at the falling edge of SCLK.
2. When CS# is 0, the device is placed in active mode. When CS# goes 1, the device is placed in inactive mode and SO is High-Z.

### 2.1.1 Standard SPI

Standard serial peripheral interface on four signals bus: System Clock (SCLK), Chip Select (CS#), Serial Data In (SI) and Serial Data Out (SO).

### 2.1.2 Dual SPI

The device supports dual SPI operation with x2 and dual IO commands. These commands allow data to be transferred to or from the device at two times of rates of Standard SPI operation. The SI and the SO become bi-directional I/O pins: SIO0 and SIO1.

### 2.1.3 Quad SPI


The device supports the x4 and Quad commands operation. These commands allow data to be transferred to or from the device at four times of rates of Standard SPI operation. The SI and the SO become bi-directional I/O pins: SIO0 and SIO1. The WP# and the HOLD# pins become SIO2 and SIO3. Once use the Quad SPI Mode, the Quad Enable (QE) bit of OTP register (B0[0]) must be set to 1<sup>[1]</sup>.

**Note:**

[1] Reference the Table 3-1 and the Table 5-1.

## 2.2 Hold Mode

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of writing status register, programming or erasing in progress.



**Figure 2-2. Hold Condition Diagram**

**Note:**

Hold mode starts at the falling edge of HOLD# provided SCLK is also LOW. When SCLK is HIGH and HOLD# goes LOW, hold mode begins after the next falling edge of SCLK.

### 2.3 Write Protection Mode

Write protect (WP#) provides hardware protection mode. The WP# prevents the block lock bits (BP0, BP1, and BP2) from being overwritten. If the BRWD bit is set to 1 and WP# is LOW, the block protect bits cannot be altered.

### 3 Commands Description

**Table 3-1. SPI NAND Command Set**

Command	Op Code	2 <sup>nd</sup> Byte	3 <sup>rd</sup> Byte	4 <sup>th</sup> Byte	5 <sup>th</sup> Byte	6 <sup>th</sup> Byte
Write Disable	04H	-	-	-	-	-
Write Enable	06H	-	-	-	-	-
Block Erase (Block size)	D8H	RA23-RA16	RA15-RA8	RA7-RA0	-	-
Program Load	02H	CA15-CA8	CA7-CA0	D7-D0	Next data	Next data
Program Load x4 IO	32H	CA15-CA8	CA7-CA0	(D7-D0)x4	Next data	Next data
Program Execute	10H	RA23-RA16	RA15-RA8	RA7-RA0	-	-
Program Load Random Data	84H <sup>(1)</sup>	CA15-CA8	CA7-CA0	D7-D0	Next data	Next data
Program Load Random Data x4 IO	C4H/34H <sup>(1)(2)</sup>	CA15-CA8	CA7-CA0	(D7-D0)x4	Next data	Next data
Program Load Random Data Quad IO	72H <sup>(1)(2)</sup>	CA15-CA0	(D7-D0)x4	Next data	Next data	Next data
Page Read (to Cache)	13H	RA23-RA16	RA15-RA8	RA7-RA0	-	-
Read from Cache x1 IO	03H/0BH	CA15-CA8	CA7-CA0	Dummy	D7-D0	Next data
Read from Cache x2 IO	3BH	CA15-CA8	CA7-CA0	Dummy	(D7-D0)x2	Next data
Read from Cache x4 IO	6BH	CA15-CA8	CA7-CA0	Dummy	(D7-D0)x4	Next data
Read from Cache Dual IO	BBH	CA15-CA0	Dummy	(D7-D0)x2	Next data	Next data
Read from Cache Quad IO	EBH <sup>(2)</sup>	CA15-CA0	Dummy	(D7-D0)x4	Next data	Next data
Read ID	9FH	A7-A0	MID	DID	-	-
Reset	FFH	-	-	-	-	-
Get Feature	0FH	A7-A0	D7-D0	-	-	-
Set Feature	1FH	A7-A0	D7-D0	-	-	-

Note:

1. These commands are only available in Internal Data Move operation.
2. Quad Enable (QE) bit needs to be set to 1 when these commands are issued. If QE = 1, do not make HOLD#/SIO3 = 0.
3. Row address RA23 ~ RA0, please refer to the Table 1-2.
4. Column address CA15~CA0, please refer to the Table 1-3 / Table 1-4.

## 4 Write Operations

The WRITE ENABLE (WREN, 06H) command is for setting the Write Enable Latch (WEL) bit. The WRITE DISABLE (WRDI, 04H) command is for clearing the WEL bit.

As with any command that changes the memory contents, the WRITE ENABLE command must be executed at first in order to set the WEL bit to 1. For more information, please refer to the Page Read operation sequence, PAGE PROGRAM operation sequence, Internal Data Move operation sequence, BLOCK ERASE operation sequence and OTP operation sequence.




Figure 4-1. Write Enable (06H) Sequence Diagram






Figure 4-2. Write Disable (04H) Sequence Diagram

## 5 Feature Operations

The GET FEATURE (0FH) and SET FEATURE (1FH) commands are used to monitor the device status and alter the device behavior.



**Figure 5-1. Get Feature (0FH) Sequence Diagram**



Notes : If the status OIP = 1, the 'Set Feature (1FH)' command will be disable

**Figure 5-2. Set Feature (1FH) Sequence Diagram**

**Table 5-1. Feature Register Table**

Register	Address	Data Bits							
		7	6	5	4	3	2	1	0
Block Lock	A0H	BRWD <sup>(R/W)</sup>	Reserved	BP2 <sup>(R/W)</sup>	BP1 <sup>(R/W)</sup>	BP0 <sup>(R/W)</sup>	INV <sup>(R/W)</sup>	CMP <sup>(R/W)</sup>	Reserved
OTP	B0H	OTP_PRT <sup>(R)</sup>	OTP_EN <sup>(R/W)</sup>	Reserved	ECC_EN <sup>(R/W)</sup>	Reserved	Reserved	Reserved	QE <sup>(R/W)</sup>
Status	C0H	Reserved	Reserved	ECCS1 <sup>(R)</sup>	ECCS0 <sup>(R)</sup>	P_FAIL <sup>(R)</sup>	E_FAIL <sup>(R)</sup>	WEL <sup>(R)</sup>	OIP <sup>(R)</sup>


Note:

1. (R/W) : This bit can be read & programmed.
2. (R) : This bit only can be read.
3. Reserved : Default value 0h.
4. The ECC status of register C0H will be cleared when ECC is disabled.
5. The default value of feature register is A0H=0x38 , B0H=0x10 , C0H=0x00.

## 6 Read Operations

### 6.1 Read ID (9FH)

The Read ID command is used to identify the SPI NAND. The Read ID command outputs the manufacturer ID with address byte 00H and outputs the device ID when address byte is 01H. If the SCLK keeps outputting, the SO will repeatedly outputs the MID/DID.



**Figure 6-1. Read ID (9FH) Sequence Diagram**

**Table 6-1. ID Definition Table**

Address Byte	Value	R/W	Description
00h	52h	R	Manufacturer ID : ALLIANCE MEMORY
01h	4Ch	R	Device ID : AS5F31G04SNDC-08LIN
01h	4Ah	R	Device ID : AS5F32G04SNDC-08LIN
01h	4Bh	R	Device ID : AS5F34G04SNDC-08LIN
01h	4Dh	R	Device ID : AS5F38G04SNDC-08LIN

## 6.2 Page Read (13H)

The Page Read (13H) command transfers the data from the NAND array to the cache memory. The command sequence is described as follows:


- I. 13H (Page Read to Cache)
- II. 0FH (GET FEATURE command to read the status)
- III. Read from Cache memory
  - 03H or 0BH (Read from Cache x1 IO) / 3BH (Read from Cache x2 IO) / 6BH (Read from Cache x4 IO)
  - BBH (Read from Cache Dual IO) / EBH (Read from Cache Quad IO)

The Page Read command requires a 24 bits of raw address consisting of dummy bits and block/page address bits. After the block/page addresses are registered, the device starts transferring from the main array to the cache register, and is busy for tRD time. During the busy time, the GET FEATURE command needs to be issued to monitor the status of Page Read. After finishing the Page Read successfully, the OIP bit in status register (C0H) will be set to 0. Then the Read from Cache command can be issued in order to read the data out of the cache.

The Read from Cache command requires 16 bits of column address which consists of wrap bits and column address bits.

### 6.2.1 Page Read to Cache (13H)


The waveform of Page Read to Cache (13H) is shown as follows:



**Figure 6-2. Page Read to Cache (13H) Sequence Diagram**

### 6.3 Read from Cache x1 IO (03H/0BH)


The Read from Cache x1 IO (03H/0BH) consists of an OP code followed by 16-bit column address. The column address is composed of wrap bits and column address bits. Refer the Read from Cache x1 IO sequence diagram as follows:



**Figure 6-3. Read from Cache x1 IO (03H/0BH) Sequence Diagram**

### 6.4 Read from Cache x2 IO (3BH)

The Read from Cache x2 IO (3BH) command is similar to the Read from Cache x1 IO (03H/0BH) but the command uses two pins to output data. The data output pins include the SI (SIO0) and the SO (SIO1). The Read from Cache x2 IO (3BH) sequence diagram is shown as follows:



**Figure 6-4. Read from Cache x2 IO (3BH) Sequence Diagram**

### 6.5 Read from Cache x4 IO (6BH)

The Read from Cache x4 IO (6BH) command is similar to the Read from Cache x1 IO (03H/0BH) and the Read from Cache x2 IO (3BH) but the command uses four pins to output data. The four pins include the SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). The Read from Cache x4 IO (6BH) sequence diagram is shown as follows:




Figure 6-5. Read from Cache x4 IO (6BH) Sequence Diagram

### 6.6 Read from Cache Dual IO (BBH)

The Read from Cache Dual IO command (BBH) is similar to the Read from Cache x2 IO command (3BH) and uses both of SI (SIO0) and SO (SIO1) as input bin. Each bit in 16-bit column address and the followed dummy byte will be latched in during the falling edge of SCLK, then the cache contents will be shifted out 2-bit in a clock cycle through the SI (SIO0) and the SO (SIO1).




Figure 6-6. Read from Cache Dual IO (BBH) Sequence Diagram

### 6.7 Read from Cache Quad IO (EBH)

The Read from Cache Quad IO (EBH) command is similar to the Read from Cache x4 IO (6BH) command and has 4 input pins which are SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). Each bit in 16-bit column address and the followed dummy byte will be latched in during the raising edge of SCLK through these four input pins, and then the cache contents will be shifted out 4-bit in a clock cycle through SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). The Quad Enable bit (QE) of OTP register (B0[0]) must be set to enable the Read from Cache Quad IO (EBH) command.




Figure 6-7. Read from Cache Quad (EBH) Sequence Diagram

## 7 Program Operations

The PAGE PROGRAM sequence transfers the data from the host to NAND flash array through cache memory. The operation sequence programs the first byte to last byte of data within a page. If page size is not enough, those additional bytes will be ignored by the cache memory. The PAGE PROGRAM sequence is as follows:

- I. 06H (WRITE ENABLE when WEL bit is 0)
- II. PROGRAM LOAD  
- 02H (PROGRAM LOAD) / 32H (PROGRAM LOAD x4)
- III. 10H (PROGRAM EXECUTE)
- IV. 0FH (GET FEATURE command to read the status)

At first, the WRITE ENABLE (06H) command is used to set the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to issuing a program execute (10h). The PROGRAM LOAD (02H/32H) command is issued then and the PROGRAM LOAD command can only be issued one time in a PAGE PROGRAM sequence. Secondly, the PROGRAM EXECUTE (10H) command is issued to program the data into the page. During the busy time, the GET FEATURE command needs to be issued to monitor the status of PAGE PROGRAM. After finishing the PAGE PROGRAM successfully, the OIP and WEL bit in status register (C0H) will be set to 0.

### 7.1 Program Load (PL) (02H)




Figure 7-1. Program Load (02H) Sequence Diagram

### 7.2 Program Load x4 IO (PL x4) (32H)

The PROGRAM LOAD x4 IO (32H) command is similar to the PROGRAM LOAD (02H) command and uses four input pins to transfer data in. The four input pins are SI (SIO0), SO (SIO1), WP# (SIO2) and HOLD# (SIO3). The Quad Enable bit (QE) of OTP register (B0[0]) must be set to enable the PROGRAM LOAD x4 IO (32H) command. The command sequence is shown as follows:





Figure 7-2. Program Load x4 IO (32H) Sequence Diagram

### 7.3 Program Execute (PE) (10H)

PROGRAM EXECUTE (10H) command must be issued after the data is loaded and the WEL bit is set to HIGH. The PROGRAM EXECUTE (10H) command will transfer data from the cache to the main array. The PROGRAM EXECUTE (10H) consists of an 8-bit Op code, followed by a 24 bit address which including dummy bits and page/block address. This operation needs to wait the busy time. The OIP bit in status register (C0H) will be HIGH until controller finishes the program. The P\_FAIL bit in status register (C0H) will be set HIGH if program fail.



**Figure 7-3. Program Execute (10H) Sequence Diagram**


## 8 Internal Data Move

The Internal Data Move sequence programs or replaces data in a page with existing data. The Internal Data Move operation sequence is as follows:

- I. 13H (Page Read to cache)
  - II. 0FH (GET FEATURE command to read the status).
  - III. Optional 84H/C4H/34H/72H (PROGRAM LOAD RANDOM DATA. The command of Program load random data can be operated several times in this step.)
  - IV. 06H (WRITE ENABLE)
  - V. 10H (PROGRAM EXECUTE)
  - VI. 0FH (GET FEATURE command to read the status)
- 84H/C4H/34H/72H commands are only available in Internal Data Move operation.

### 8.1 Program Load Random Data (84H)


Program Load Random Data (84H) command consists of an OP code, followed by 16 bit column address which includes dummy bits and column address bits. This command can only be used in Internal Data Move sequence.



**Figure 8-1. Program Load Random Data (84H) Sequence Diagram**

### 8.2 Program Load Random Data x4 (C4H/34H)


The Program Load Random Data x4 (C4H/34H) command is similar to the Program Load Random Data Command (84H) and has four input pins. The four input pins are SI(SIO0), SO(SIO1), WP#(SIO2) and HOLD#(SIO3). The Quad Enable bit needs to be set before the Program Load Random Data x4 command be used. The command is only available during the Internal Data Move sequence.



**Figure 8-2. Program Load Random Data x4 (C4H/34H) Sequence Diagram**

### 8.3 Program Load Random Data Quad IO (72H)

The Program Load Random Data Quad IO (72H) is similar to the Program Load Random Data x4 (C4H/34H) command and has 4 input pins: SI(SIO0), SO(SIO1), WP#(SIO2) and HOLD#(SIO3). The Quad Enable (QE) bit in feature register (B0[0]) needs to be set to 1 for the Program Load Random Data Quad IO command. This command is only available during Internal Data Move sequence.




**Figure 8-3. Program Load Random Data Quad IO (72H) Sequence Diagram**

## 9 Erase Operation- Block Erase (D8H)

The BLOCK ERASE (D8H) command is used to erase at block level. The command sequence for BLOCK ERASE operation is as follows:

- I. 06H (WRITE ENABLE command)
- II. D8H (BLOCK ERASE command)
- III. 0FH (GET FEATURE command to read the status register)

Erase Operation sequence starts from a WRITE ENABLE (06H) command to set WEL bit to 1. After executing the WRITE ENABLE command, BLOCK ERASE (D8H) command can be issued. BLOCK ERASE (D8H) requires a 24 bit address which consists of dummy bits and row address (page address in row address will be ignored automatically). Issue the GET FEATURE (0FH) command to monitor the erase operation after issuing the BLOCK ERASE. The E\_FAIL bit in status register can reflect whether the block be erased successfully or not.



**Figure 9-1. Block Erase (D8H) Sequence Diagram**

## 10 Reset Operation - Reset (FFH)

The RESET (FFH) command stops all operations. For example, the RESET command can stop the previous operation and the pending operations during a cache program or a cache read command.




Figure 10-1. Reset (FFH) Sequence Diagram

## 11 One-Time Programmable (OTP) Function

### 11.1 OTP Definition

The serial device offers a protected, OTP area. 63 full pages are available on the device. Users can use the OTP area any way they want, like programming serial numbers, or other data, for permanent storage. When delivered from factory, feature bit OTP\_PRT is 0.

**Table 11-1. OTP State**

OTP_PRT	OTP_EN	State
X	0	Normal operation. Cannot access the OTP region.
0	1	Access OTP region. PAGE READ and PAGE PROGRAM are allowed.
1	1	The OTP_PRT has two situations when the device power on, 1. OTP_PRT is 0 when the device power on: User can use SET FEATURE command to set the OTP_PRT and OTP_EN bit to 1, and then issue PROGRAM EXECUTE (10H) to lock OTP region. Once the OTP region was locked, the OTP_PRT will permanently be 1. 2. OTP_PRT is 1 when the device power on: user can only read the OTP region data.

**Table 11-2. OTP Page Definition**

Page Address	Page Name	Description	Data Length	Notes
00h	Parameter Page OTP Page [0]	Factory Programmed , Read Only	256 Bytes * 6	Include CASN information
01h ~ 3Fh	OTP Page [1:63]	Read & Program when OTP_PRT=0 Read Only when OTP_PRT=1	4,352 Bytes for 4Gb / 8Gb 2,176 Bytes for 1Gb / 2Gb	

#### How to access to OTP region:

1. Issue the GET FEATUTE command (0FH).
2. Set Feature bit OTP\_EN.
3. Issue the PAGE READ command or PAGE PROGRAM command. The PAGE PROGRAM command can be allowed only when OTP\_PRT is 0. The PAGE READ command will automatically be ignored if OTP\_PRT is 1.

#### How to protect OTP region:

Only when the following steps are completed, the OTP\_PRT will be set to 1.

1. Issue the SET FEATURE (1FH) command.
2. Set feature bit OTP\_EN and OTP\_PRT.
3. 06H (WRITE ENABLE)
4. Issue the PROGRAM EXECUTE (10H) command.
5. Issue the GET FEATURE (0FH) command to wait the device goes to ready state from busy.

## 11.2 Parameter Page Definition

**Table 11-3. Parameter Page Data Structure**

Parameter Page Data Structure			
Address (DEC)	Description	Display	VALUE
0~3	Parameter page signature	ASCII	4Fh, 4Eh, 46h, 49h
4~5	ONFI Revision number	HEX	00h, 00h
6~7	Features supported	HEX	00h, 00h
8~9	Optional commands supported	HEX	06h, 00h
10~31	Reserved (0)	HEX	ALL 00h
32~43	Device manufacturer (12 Bytes ASCII characters)	ASCII	45h, 74h, 72h, 6Fh, 6Eh, 20h, 20h, 20h, 20h, 20h, 20h, 20h
44~63	Device model (20Bytes ASCII characters)	ASCII	45h, 4Dh, 37h, 33h, 43h, 30h, 34h, 34h, 56h, 43h, 48h, 2Dh, 48h, 20h, 20h, 20h, 20h, 20h, 20h
	ASSF31G04SNDC-08LIN		45h, 4Dh, 37h, 33h, 44h, 30h, 34h, 34h, 56h, 43h, 55h, 2Dh, 48h, 20h, 20h, 20h, 20h, 20h, 20h
	ASSF32G04SNDC-08LIN		45h, 4Dh, 37h, 33h, 45h, 30h, 34h, 34h, 56h, 43h, 4Bh, 2Dh, 48h, 20h, 20h, 20h, 20h, 20h
	ASSF34G04SNDC-08LIN		45h, 4Dh, 37h, 33h, 46h, 30h, 34h, 34h, 56h, 43h, 45h, 2Dh, 48h, 20h, 20h, 20h, 20h, 20h
64	JEDEC manufacturer ID	HEX	D5h
65~66	Date code	HEX	00h, 00h
67~79	Reserved (0)	HEX	ALL 00h
80~83	Number of data bytes per page	HEX	00h, 08h, 00h, 00h [ Page size 2048 bytes ] 00h, 10h, 00h, 00h [ Page size 4096 bytes ]
84~85	Number of spare bytes per page	HEX	80h, 00h [ Spare 128 bytes ] 00h, 01h [ Spare 256 bytes ]
86~89	Number of data bytes per partial page	HEX	00h, 00h, 00h, 00h
90~91	Number of spare bytes per partial page	HEX	00h, 00h
92~95	Number of pages per block	HEX	40h, 00h, 00h, 00h
96~99	Number of blocks per logical unit (LUN)	HEX	00h, 04h, 00h, 00h [1024 Blocks] 00h, 08h, 00h, 00h [2048 Blocks] 00h, 10h, 00h, 00h [4096 Blocks]
100	Number of logical units (LUNs)	HEX	01h
101	Number of address cycles	HEX	00h
102	Number of bits per cell	HEX	01h
103~104	Bad blocks maximum per LUN	HEX	14h, 00h [ 20 Bad blocks Max. for 1024 Blocks ] 28h, 00h [ 40 Bad blocks Max. for 2048 Blocks ] 50h, 00h [ 80 Bad blocks Max. for 4096 Blocks ]
105~106	Block endurance	HEX	06h, 04h
107	Guaranteed valid blocks at beginning of target	HEX	01h
108~109	Block endurance for guaranteed valid blocks	HEX	00h, 00h
110	Number of programs per page	HEX	04h
111	Partial programming attributes	HEX	00h
112	Number of bits ECC correctability	HEX	08h
113	Number of interleaved address bits	HEX	00h
114	Interleaved operation attributes	HEX	00h
115~127	Reserved (0)	HEX	ALL 00h
128	I/O pin capacitance	HEX	00h
129~130	Timing mode support	HEX	00h, 00h
131~132	Program cache timing mode support	HEX	00h, 00h
133~134	tPROG Maximum page program time (us)	HEX	52h, 03h [Page size 4096 bytes] BCh, 02h [Page size 2046 bytes]
135~136	tBERS Maximum block erase time (us)	HEX	A0h, 0Fh
137~138	tR Maximum page read time (us)	HEX	2Ch, 01h [Page size 4096 bytes] 96h, 00h [Page size 2048 bytes]
139~140	tCCS Minimum change column setup time (ns)	HEX	00h, 00h
141~163	Reserved (0)	HEX	ALL 00h
164~165	Vendor specific Revision number	HEX	00h, 00h
166~253	Vendor specific	HEX	ALL 00h
254~255	Integrity CRC	HEX	(SEE THE NOTES )
256~511	Value of Address 0~255	HEX	Same as address 0~255
512~767	Value of Address 0~255	HEX	Same as address 0~255

Note : (Source : ONFI\_1.0\_GOLD)

The CRC shall be calculated using the following 16-bit generator polynomial :  $G(X) = X^{16} + X^{15} + X^2 + 1$

The CRC calculation covers all of data between byte 0 and byte 253 of the parameter page inclusive.

This polynomial in hex may be represented as 8005h.

The CRC value shall be initialized with a value of 4F4Eh before the calculation begins.

**Table 11-4. CASN information**

Parameter Page Data Structure			
Address (DEC)	Description	Display	VALUE
768~771	Symbol (CASN)	ASCII	43h, 41h, 53h, 4Eh
772	Version + Subversion	HEX	10h
773~785	Manufacturer name	ASCII	45h, 74h, 72h, 6Fh, 6Eh, 20h, 20h, 20h, 20h, 20h, 20h, 20h
786~801	Model name	ASCII	AS5F31G04SNDC-08LIN
	AS5F32G04SNDC-08LIN		
	AS5F34G04SNDC-08LIN		
	AS5F38G04SNDC-08LIN		
802~805	Bits per cell (1: SLC, 2: MLC, 3:TLC)	HEX	00h, 00h, 00h, 01h
806~809	Page size (do not include OOB)	HEX	00h, 00h, 08h, 00h [ Page size 2048 bytes ] 00h, 00h, 10h, 00h [ Page size 4096 bytes ]
810~813	OOB size (physical)	HEX	00h, 00h, 00h, 80h [ Spare 128 bytes ] 00h, 00h, 01h, 00h [ Spare 256 bytes ]
814~817	Pages per block	HEX	00h, 00h, 00h, 40h
818~821	Eraseblock per lun	HEX	00h, 00h, 04h, 00h [1024 Blocks]
			00h, 00h, 08h, 00h [2048 Blocks]
			00h, 00h, 10h, 00h [4096 Blocks]
822~825	Max bad blocks per lun	HEX	00h, 00h, 00h, 14h [ 20 Bad blocks Max. for 1024 Blocks ]
			00h, 00h, 00h, 28h [ 40 Bad blocks Max. for 2048 Blocks ]
			00h, 00h, 00h, 50h [ 80 Bad blocks Max. for 4096 Blocks ]
826~829	Planes per lun (logical)	HEX	00h, 00h, 00h, 01h
830~833	Luns per target	HEX	00h, 00h, 00h, 01h
834~837	Total targets	HEX	00h, 00h, 00h, 01h
838~841	ECC strength (decimal)	HEX	00h, 00h, 00h, 08h
842~845	ECC step size (decimal)	HEX	00h, 00h, 02h, 00h
846	Flags	HEX	E9h
847	Reserved	HEX	00h
848~849	SDR Read ability	HEX	00h, 3Fh
850~851	SDR 1_1_1 read	HEX	03h, 21h
852~853	SDR 1_1_1 fast read	HEX	0Bh, 21h
854~855	SDR 1_1_2 read (x2)	HEX	3Bh, 21h
856~857	SDR 1_2_2 read (dual)	HEX	BBh, 21h
858~859	SDR 1_1_4 read (x4)	HEX	6Bh, 21h
860~861	SDR 1_4_4 read (Quad)	HEX	EBh, 21h
862~863	SDR 1_1_8 read (x8)	HEX	00h, 00h
864~865	SDR 1_8_8 read (Octal)	HEX	00h, 00h
866~867	(Continuous) SDR 1_1_1 read	HEX	00h, 00h
868~869	(Continuous) SDR 1_1_1 fast read	HEX	00h, 00h
870~871	(Continuous) SDR 1_1_2 read (x2)	HEX	00h, 00h
872~873	(Continuous) SDR 1_2_2 read (dual)	HEX	00h, 00h
874~875	(Continuous) SDR 1_1_4 read (x4)	HEX	00h, 00h
876~877	(Continuous) SDR 1_4_4 read (Quad)	HEX	00h, 00h
878~879	(Continuous) SDR 1_1_8 read (x8)	HEX	00h, 00h
880~881	(Continuous) SDR 1_8_8 read (Octal)	HEX	00h, 00h
882~883	DDR Read ability	HEX	00h, 00h
884~885	DDR 1_1_1 read	HEX	00h, 00h
886~887	DDR 1_1_1 fast read	HEX	00h, 00h
888~889	DDR 1_1_2 read (x2)	HEX	00h, 00h
890~891	DDR 1_2_2 read (dual)	HEX	00h, 00h
892~893	DDR 1_1_4 read (x4)	HEX	00h, 00h
894~895	DDR 1_4_4 read (Quad)	HEX	00h, 00h
896~897	DDR 1_1_8 read (x8)	HEX	00h, 00h
898~899	DDR 1_8_8 read (Octal)	HEX	00h, 00h
900~901	(Continuous) DDR 1_1_1 read	HEX	00h, 00h
902~903	(Continuous) DDR 1_1_1 fast read	HEX	00h, 00h
904~905	(Continuous) DDR 1_1_2 read (x2)	HEX	00h, 00h
906~907	(Continuous) DDR 1_2_2 read (dual)	HEX	00h, 00h
908~909	(Continuous) DDR 1_1_4 read (x4)	HEX	00h, 00h
910~911	(Continuous) DDR 1_4_4 read (Quad)	HEX	00h, 00h
912~913	(Continuous) DDR 1_1_8 read (x8)	HEX	00h, 00h
914~915	(Continuous) DDR 1_8_8 read (Octal)	HEX	00h, 00h
916	SDR Program load ability	HEX	03h
917~918	SDR 1_1_1 program load	HEX	02h, 20h

919~920	SDR 1_1_4 program load (x4)	HEX	32h, 20h
921~922	Reserved	HEX	00h, 00h
923~924	Reserved	HEX	00h, 00h
925~926	Reserved	HEX	00h, 00h
927~928	Reserved	HEX	00h, 00h
929~930	Reserved	HEX	00h, 00h
931~932	Reserved	HEX	00h, 00h
933	DDR Program load ability	HEX	00h
934~935	Reserved	HEX	00h, 00h
936~937	Reserved	HEX	00h, 00h
938~939	Reserved	HEX	00h, 00h
940~941	Reserved	HEX	00h, 00h
942~943	Reserved	HEX	00h, 00h
944~945	Reserved	HEX	00h, 00h
946~947	Reserved	HEX	00h, 00h
948~949	Reserved	HEX	00h, 00h
950	SDR Random program load ability	HEX	03h
951~952	SDR 1_1_1 random program load	HEX	84h, 20h
953~954	SDR 1_1_4 random program load	HEX	C4h, 20h
955~956	Reserved	HEX	00h, 00h
957~958	Reserved	HEX	00h, 00h
959~960	Reserved	HEX	00h, 00h
961~962	Reserved	HEX	00h, 00h
963~964	Reserved	HEX	00h, 00h
965~966	Reserved	HEX	00h, 00h
967	DDR Random program load ability	HEX	00h
968~969	Reserved	HEX	00h, 00h
970~971	Reserved	HEX	00h, 00h
972~973	Reserved	HEX	00h, 00h
974~975	Reserved	HEX	00h, 00h
976~977	Reserved	HEX	00h, 00h
978~979	Reserved	HEX	00h, 00h
980~981	Reserved	HEX	00h, 00h
982~983	Reserved	HEX	00h, 00h
984	OOB overall layout	HEX	01h
985~987	OOB free layout		
	OOB free start	HEX	00h
	OOB free length	HEX	12h
	BBM (bad block mark) length	HEX	02h
988~990	ECC parity layout		
	ECC parity start	HEX	48h [ Spare 128 bytes ] 90h [ Spare 256 bytes ]
	ECC parity space	HEX	0Eh
	ECC parity (real) length	HEX	0Dh
991~1001	Advanced ECC status CMD0 (higher bit)	HEX	00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h, 00h
1002~1012	Advanced ECC status CMD1 (lower bit)	HEX	0Fh, C0h, 01h, 01h, 00h, 00h, 01h, 00h, 30h, 04h, 02h
1013	ECC no error status	HEX	00h
1014	ECC uncorrectable status	HEX	04h
1015~1016	If correctable bit flips happen (return ECC max if number exceeds ECC max capability)	HEX	02h, 02h
1017~1021	Reserved	HEX	00h, 00h, 00h, 00h, 00h
1022~1023	CRC	ASCII	(SEE THE Note 1)
1024~1279	Value of Address 768~1023	HEX	Same as address 768~1023
1280~1535	Value of Address 768~1023	HEX	Same as address 768~1023
1536~	Additional redundant parameter pages	HEX	ALL FFh

Note 1:

The CRC shall be calculated using the following 16 bit generator polynomial :  $G(X) = X^{16} + X^{15} + X^2 + 1$

The CRC calculation covers all of data between byte 768 and byte 1021 of the parameter page inclusive.

This polynomial in hex may be represented as 8005h.

The CRC value shall be initialized with a value of 43h, 41h before the calculation begins.

Note 2:

The Table 11-4 CASN information shows support for the MTK CASN mechanism. CASN data currently only supports MTK controllers using 3.3V SPI NAND FLASH.

## 12 Block Protection

The block lock feature provides the ability to protect the entire device, or ranges of blocks, from the PROGRAM and ERASE commands. After power-up, the device is in the “locked” state, i.e., feature bits BP0, BP1 and BP2 are set to 1, INV, CMP and BRWD are set to 0. Some block operations relating to the block protection are listed as follows:

- SET FEATURE command must be issued to alter the state of protection feature bit.
- When BRWD is set and WP# is LOW, none of the writable protection feature bits can be set.
- When a PROGRAM/ERASE command is issued to a locked block, status bit OIP in status register (C0H) remains 0. The status register (C0H) will return 08H when a PROGRAM command is issued to program a locked block. The status register (C0H) will return 04H when an ERASE command is issued to erase a locked block.
- When WP# is not LOW, user can issue SET FEATURE command and use the protection register (A0H) and the block protect bits table below to alter the protection rows.

**Table 12-1. Block Protection Bits Table**

<b>CMP</b>	<b>INV</b>	<b>BP2</b>	<b>BP1</b>	<b>BP0</b>	<b>Protect Rows</b>
X	X	0	0	0	All unlocked
0	0	0	0	1	Upper 1/64 locked
0	0	0	1	0	Upper 1/32 locked
0	0	0	1	1	Upper 1/16 locked
0	0	1	0	0	Upper 1/8 locked
0	0	1	0	1	Upper 1/4 locked
0	0	1	1	0	Upper 1/2 locked
X	X	1	1	1	All locked (Default)
0	1	0	0	1	Lower 1/64 locked
0	1	0	1	0	Lower 1/32 locked
0	1	0	1	1	Lower 1/16 locked
0	1	1	0	0	Lower 1/8 locked
0	1	1	0	1	Lower 1/4 locked
0	1	1	1	0	Lower 1/2 locked
1	0	0	0	1	Lower 63/64 locked
1	0	0	1	0	Lower 31/32 locked
1	0	0	1	1	Lower 15/16 locked
1	0	1	0	0	Lower 7/8 locked
1	0	1	0	1	Lower 3/4 locked
1	0	1	1	0	Block 0
1	1	0	0	1	Upper 63/64 locked
1	1	0	1	0	Upper 31/32 locked
1	1	0	1	1	Upper 15/16 locked
1	1	1	0	0	Upper 7/8 locked
1	1	1	0	1	Upper 3/4 locked
1	1	1	1	0	Block 0

## 13 Status Register

The content of status register can be read by issuing the GET FEATURE (0FH) command, followed by the status register address C0H. The meaning of each bit in status register is listed as follows:

**Table 13-1. Status Register Bit Description**

Bit	Name	Description
P_FAIL	Program Fail	This bit indicates that a program failure has occurred. It will also be set if the user attempts to program an invalid address or a protected region, including the OTP area. This bit is cleared during the PROGRAM EXECUTE command sequence or a RESET command.
E_FAIL	Erase Fail	This bit indicates that an erase failure has occurred. It will also be set if the user attempts to erase a locked region. This bit is cleared at the start of the BLOCK ERASE command sequence or the RESET command.
WEL	Write Enable Latch	This bit indicates that the current status of the write enable latch (WEL) and must be set (WEL = 1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE command. It is set by issuing the WRITE ENABLE command. WEL can also be disabled (WEL = 0), by issuing the WRITE DISABLE command.
OIP	Operation In Progress	This bit is set when a PROGRAM EXECUTE, PAGE READ, BLOCK ERASE or RESET command is executing, indicating the device is busy. When the bit is 0, the interface is in the ready state.
ECCS1, ECCS0	ECC Status	<p>This bit provides ECC status as follows:</p> <ul style="list-style-type: none"> <li>00b = No bit errors were detected</li> <li>01b = bit error was detected and corrected</li> <li>10b = bit error was detected and not corrected</li> <li>11b = bit error was detected and corrected, error bit number = ECC max which is according to extended register.</li> </ul> <p>ECCS is set to 00b either following a RESET, or at the beginning of the READ. It is then updated after the device completes a valid operation. After power-on RESET, ECC status is set to reflect the contents of block 0, page 0.</p>

Notes: The ECC status of register C0H will be cleared when ECC is disabled.

## 14 Block Management


A NAND Flash device is specified to have a minimum number of valid blocks of the total available blocks per die, which means the devices may have blocks that are invalid when shipped from the factory. The factory identifies invalid blocks before shipping by attempting to program the bad-block mark into every location in the first page of each invalid block. It may not be possible to program every location in an invalid block with the bad-block mark but the first spare area location in each bad block is guaranteed to contain the bad-block mark. System software should initially check the first spare area location for non-FFh data on the first page of each block prior to performing any program or erase operations on the NAND Flash device.

**Table 14-1. Valid Block Information**

Total available blocks	1024	2048	4096
Minimum number of valid blocks	1004	2008	4016
The bad block mark	All 00h		

## 15 Power-On Process

When the chip reached the power on level, the internal power on reset signal will be released. The device can response host commands after tPUW (Max 4ms). The host should issue GET FEATURE (0Fh). The device will use the OIP bit in the status register to inform the host that initialization in power-on process is completed. Setting OIP bit to 1 indicates that the device is still initializing. Setting the OIP bit to 0 indicates that the power on process is finished. If OIP bit is 1, the host will repeatedly issues GET FEATURE (0Fh) command to monitor the power-on process until the OIP bit is set to 0.



**Figure 15-1. Power-On Process**

**Table 15-1. Power-On Process Parameters**

Parameters	Symbol	Min	Typical	Max	Unit
VCC (min) to CS# Low	tVSL	50	-	500	us
Time Delay Before Read/Write Instruction	tPUW	-	3	4	ms
Write Inhibit Threshold Voltage	3.3V	vWI	2.5	-	V

## 16 Electrical Characteristics

**Table 16-1. Capacitance Characteristics**





Parameters	Symbol	Min	Typical	Max	Unit	Condition
Input Capacitance	CIN	-	-	3.5	pF	VIN=0V
Output Capacitance	COUT	-	-	3.5	pF	VOUT=0V
Load Capacitance	CL	10			pF	
Input Rise and Fall time		-	-	5	ns	

**Table 16-2. SPI NAND DC Characteristics**

Parameters	Symbol	Min	Typical	Max	Unit
SPI Supply Voltage	VCC	3.0	3.3	3.6	V
VCC standby current	ISB	-	-	120	uA
VCC active current (sequential read)	ICC1	-	20	30	mA
VCC active current (Program)	ICC2	-	20	30	mA
VCC active current (Erase)	ICC3	-	30	35	mA
Input low level	V_IL	-0.3	-	0.2 x VCC	V
Input high level	V_IH	0.8 x VCC	-	VCC + 0.3	V
Output High Voltage	V_OH	VCC - 0.2	-	-	V
Output Low Voltage	V_OL	-	-	0.2	V
Input Leakage Current	I_LI	-	-	±10	uA
Output Leakage Current	I_LO	-	-	±10	uA

**Table 16-3. AC Time Characteristics** ( $T_A = -40 \sim 85^\circ\text{C}$ ,  $C_L = 10\text{pF}$ )

Parameters	Symbol	Min	Typical	Max	Unit
Clock Frequency	FC	-	-	120	MHz
Page Program Time [Page size 4096 bytes]	tPROG	-	750	850	us
Page Program Time [Page size 2048 bytes]	tPROG	-	550	700	us
Read Page Data Time [Page size 4096 bytes]	tRD		150	300	us
Read Page Data Time [Page size 2048 bytes]	tRD		75	150	us
Block Erase Time	tBE		3	4	ms
Clock High Time	tCLH	4.16	-	-	ns
Clock Low Time	tCLL	4.16	-	-	ns
Command deselect Time	tSHSL	20			ns
CS# Setup Time	tSLCH	4	-	-	ns
CS# Hold Time	tCHSL	4	-	-	ns
Data In Setup Time	tDVCH	2	-	-	ns
Data In Hold Time	tCHDX	4	-	-	ns
Output Hold time	tCLQX	2.7	-	-	ns
Clock to output Valid	tCLQV	-	-	7.5	ns
CS# High to Output Invalid	tSHQZ	-	-	4	ns
CS# Active Hold time relative to SCLK	tCHSH	4	-	-	ns
CS# Not Active Setup time relative to SCLK	tSHCH	4	-	-	ns
Hold# hold time relative to SCLK	tCH	5	-	-	ns
Hold# non-active hold time relative to SCLK	tCD	5	-	-	ns
Hold# setup time relative to SCLK	tHD	5	-	-	ns
Hold# non-active setup time relative to SCLK	tHC	5	-	-	ns
Hold# to output High-Z	tHZ	-	-	10	ns
Hold# to output Low-Z	tLZ	-	-	10	ns
WP# setup time	tWPS	20	-	-	ns
WP# hold time	tWPH	100	-	-	ns


**Figure 16-1. Serial Input Timing**

**Figure 16-2. Serial Output Timing**

**Figure 16-3. Hold# Timing**

**Figure 16-4. WP# Timing**

## 17 Package Outline Information

Table 17-1. LGA (8 x 6 x 0.8mm) Dimension Table

Symbol	Dimension (MM)			Dimension (MIL)		
	Min	Nom	Max	Min	Nom	Max
A	0.700	0.750	0.800	27.559	29.528	31.496
(A1)	0.500	0.550	0.600	19.685	21.654	23.622
A2	-	0.210	-	-	8.268	-
b	0.350	0.400	0.480	13.780	15.748	18.898
D	7.900	8.000	8.100	311.023	314.960	318.897
E	5.900	6.000	6.100	232.283	236.220	240.157
e	1.270			50.000		
L	0.450	0.500	0.550	17.717	19.685	21.654




Figure 17-1. LGA (8 x 6 x 0.8mm) Package Outline Drawing Information



Alliance Memory, Inc.  
12815 NE 124th Street Suite D  
Kirkland, WA 98034  
Tel: 425-898-4456  
Fax: 425-896-8628  
[www.alliancememory.com](http://www.alliancememory.com)

Copyright © Alliance Memory  
All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.