

Revision History 16M x 32 SDRAM 90 ball FBGA Package

Revision	Details	Date
Rev 1.0	Initial Release	Feb. 2023

Confidential -1 / 47- Rev.1.0 February 2023



Features

• Fast access time from clock: 5.4ns

• Fast clock rate: 166MHz

• Fully synchronous operation

• Internal pipelined architecture

• 4M word x 32-bit x 4-bank

• Programmable Mode registers

- CAS Latency: 3

- Burst Length: 1, 2, 4, 8, or full page

- Burst Type: Sequential or Interleaved

- Burst stop function

• Auto Refresh and Self Refresh

• 8192 refresh cycles/64ms

• CKE power down mode

• Single +3.3V ±0.3V power supply

• Operating temperature:

 $T_A = 0 \sim 70^{\circ}C$ (Commercial)

 $TA = -40 \sim 85^{\circ}C$ (Industrial)

• Interface: LVTTL

• Package: Pb free and Halogen free

- 90-ball 8 x 13 x 1.2mm (max) FBGA

Table 1. Key Specifications

	AS4C16M32SB	-6	Unit
tCK3	Clock Cycle time(min.)	6	ns
tAC3	Access time from CLK (max.)	5.4	ns
tRAS	Row Active time(min.)	42	ns
tRC	Row Cycle time(min.)	60	ns

Table 2. Ordering Information

Part Number	Frequency	Package	Temperature	Temp Range
AS4C16M32SB-6BCN	166MHz	90 ball FBGA	Commercial	0°C to 70°C
AS4C16M32SB-6BIN	166MHz	90 ball FBGA	Industrial	-40°C to 85°C

Confidential -2 / 47- Rev.1.0 February 2023



Overview

The SDRAM is a high-speed CMOS synchronous DRAM containing 512 Mbits. It is internally configured as 4 Banks of 4M word x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.

The SDRAM provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with a burst termination option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. By having a programmable mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and particularly well suited to high performance PC applications.


Confidential -3 / 47- Rev.1.0 February 2023

Figure 1. Ball Assignment (Top View)

	1	2	3	 7	8	9
Α	DQ26 (DQ24 (vss	VDD	DQ23	DQ21
В	DQ28	VDDQ (VSSQ	VDDQ	VSSQ	DQ19
С	VSSQ) (DQ27 (DQ25	DQ22	DQ20	VDDQ
D	VSSQ) (DQ29 (DQ30	DQ17	DQ18	VDDQ
Е	VDDQ (DQ31 (NC	NC	DQ16	VSSQ
F	vss (DQM3 (A 3	(A2)	DQM2	VDD
G	A4 (A5 (A6	(A10)	(A0)	A1
Н	(A7)	A8 (A12	NC	BA1	A11
J	CLK (CKE (A9	BA0	CS#	RAS#
K	DQM1)	NC (NC	CAS#	WE#	DQM0
L	VDDQ (DQ8	vss	VDD	DQ7	VSSQ
М	VSSQ (DQ10 (DQ9	DQ6	DQ5	VDDQ
N	VSSQ) (DQ12 (DQ14	DQ1	DQ3	VDDQ
Р	DQ11 (VDDQ (VSSQ	VDDQ	VSSQ	DQ4
R	DQ13	DQ15 (VSS	VDD	DQ0	DQ2



Figure 2. Block Diagram





Pin Descriptions

Table 3. Pin Details

Symbol	Type		Description		
CLK	Input	Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.			
CKE	Input	goes low synchronously with internal clock is suspended f address is frozen as long as deactivating the clock contro CKE is synchronous except modes, where CKE become	n clock (set-up and hold time rom the next clock cycle and the CKE remains low. When als the entry to the Power Do after the device enters Po as asynchronous until exiting disabled during Power Dow	COW) the CLK signal. If CKE e same as other inputs), the the state of output and burst all banks are in the idle state, with and Self Refresh modes. Wer Down and Self Refresh the same mode. The input on and Self Refresh modes,	
BA0,BA1	Input	Bank Activate: BA0, BA1 in	out select the bank for operati	on.	
		BA1	BA0	Select Bank	
		0	0	BANK #A	
		0	1	BANK #B	
		1	0	BANK #C	
		1	1	BANK #D	
CS#	Input	Precharge) to select one loca a Precharge command, A10 (A10 = HIGH). The address Set command. Chip Select: CS# enables (sidecoder. All commands are	mmand (column address A0 ation out of the 4M available in is sampled to determine if all inputs also provide the op-orange ampled LOW) and disables (smasked when CS# is sample systems with multiple banks.	n the respective bank. During I banks are to be precharged code during a Mode Register sampled HIGH) the command bled HIGH. CS# provides for	
RAS#	Input	with the CAS# and WE# sig RAS# and CS# are asserte Activate command or the Pr the WE# is asserted "HIGH designated by BA is turned o	RAS# signal defines the operary gnals and is latched at the property of the property of the property of the BankActivate command in the BankActivate when the the property of the Bank designated of the praction.	ositive edges of CLK. When rted "HIGH" either the Bank ed by the WE# signal. When nd is selected and the bank e WE# is asserted "LOW" the	
CAS#	Input	conjunction with the RAS# a CLK. When RAS# is held "h	and WE# signals and is latc HGH" and CS# is asserted ' LOW". Then, the Read or W	the operation commands in hed at the positive edges of "LOW" the column access is rite command is selected by	
WE#	Input	RAS# and CAS# signals and		mands in conjunction with the ges of CLK. The WE# input is nd Read or Write command.	
DQM0 - DQM3	Input	DQM is sampled HIGH durin DQ23-DQ16, DQM1 masks I	g a write cycle. DQM3 masks DQ15-DQ8, and DQM0 mask		
DQ0-DQ31	Input / Output	-	and output data are synchron askable during Reads and Wi		



NC	-	No Connect: These pins should be left unconnected.
VDDQ	Supply	DQ Power: Provide isolated power to DQs for improved noise immunity. $(+3.3V \pm 0.3V)$
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity. (0 V)
V _{DD}	Supply	Power Supply: $(+3.3V \pm 0.3V)$
Vss	Supply	Ground

Confidential -7 / 47- Rev.1.0 February 2023



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 4 shows the truth table for the operation commands.

Table 4. Truth Table (Note (1), (2))

						` ,,	\-//				
Command	State	CKE _{n-1}	CKEn	DQM	BA 0,1	A 10	A 0-9,11-12	CS#	RAS#	CAS#	WE#
BankActivate	ldle ⁽³⁾	Н	Х	Х	V	Rov	w address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active ⁽³⁾	Н	Х	V	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	V	V	Н	address (A0 ~ A8)	L	Н	L	L
Read	Active ⁽³⁾	Н	Х	V	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Х	V	V	Н	address (A0 ~ A8)	L	Н	L	Н
(Extended) Mode Register Set	ldle	Н	Х	Х		OP o	code	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Х	Х	Х	Χ	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Χ	Х
AutoRefresh	Idle	Н	Н	Х	Х	Χ	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle (SelfRefresh)	L	Н	х	X	X	Х	H L	X H	Н	X H
		Н	L	Х	Х	Х	X	Н	Х	Х	Х
Clock Suspend Mode Entry	Active							L	V	V	V
Device Device Made Cate	a (5)			V	V	V	V	Н	Х	Χ	Х
Power Down Mode Entry	Any ⁽⁵⁾	Н	L	X	Х	Χ	Х	L	Н	Н	Н
Clock Suspend Mode Exit	Active	L	Н	Х	Х	Х	Х	Х	Х	Χ	Χ
Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Χ	Х
TOWER DOWN MICHELINE	(PowerDown)							L	Н	Н	Н
Data Write/Output Enable	Active	Н	Х	L	Х	Χ	Χ	Х	Х	Χ	Χ
Data Mask/Output Disable	Active	Н	Х	Н	Х	Χ	Χ	Х	Х	Χ	Χ

Note:

- 1. V=Valid, X=Don't Care, L=Low level, H=High level
- 2. CKE_n signal is input level when commands are provided.

 CKE_{n-1} signal is input level one clock cycle before the commands are provided.
- 3. These are states of bank designated by BA signal.
- 4. Device state is 1, 2, 4, 8, and full page burst operation.
- Power Down Mode cannot enter in the burst operation.
 When this command is asserted in the burst cycle, device state is clock suspend mode.
- 6. DQM0-3



Commands

1. BankActivate (RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A12 = Row Address

The BankActivate command activates the idle bank designated by the BA0, 1 signals. By latching the row address on A0 to A12 at the time of this command, the selected row access is initiated. The read or write operation in the same bank can occur after a time delay of trop(min.) from the time of bank activation. A subsequent BankActivate command to a different row in the same bank can only be issued after the previous active row has been precharged (refer to the following figure). The minimum time interval between successive BankActivate commands to the same bank is defined by trop(min.). The SDRAM has four internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore it restricts the back-to-back activation of the two banks. trrp(min.) specifies the minimum time required between activating different banks. After this command is used, the Write command and the Block Write command perform the no mask write operation.




Figure 3. BankActivate Command Cycle (Burst Length = n)

2. BankPrecharge command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)

The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is switched from the active state to the idle state. This command can be asserted anytime after tRAS(min.) is satisfied from the BankActivate command in the desired bank. The maximum time any bank can be active is specified by tRAS(max.). Therefore, the precharge function must be performed in any active bank within tRAS(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be activated again.

3. PrechargeAll command

(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don't care, A10 = "H", A0-A9, A11 and A12 = Don't care)

The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are not in the active state. All banks are then switched to the idle state.

4. Read command (RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A8 = Column Address)

The Read command is used to read a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Read command is issued. During read bursts, the valid data-out element from the starting column address will be available following the CAS latency after the issue of the Read command. Each subsequent data-out element will be valid by the next positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the burst unless other command is initiated. The burst length, burst sequence, and CAS latency are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).

Confidential -9 / 47- Rev.1.0 February 2023




Figure 4. Burst Read Operation (Burst Length = 4, CAS# Latency = 3)

The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM latency is two clocks for output buffers). A read burst without the auto precharge function may be interrupted by a subsequent Read or Write command to the same bank or the other active bank before the end of the burst length. It may be interrupted by a BankPrecharge/PrechargeAll command to the same bank too. The interrupt coming from the Read command can occur on any clock cycle following a previous Read command (refer to the following figure).




Figure 5. Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 3)

The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write command. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to suppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with high-impedance on the DQ pins must occur between the last read data and the Write command (refer to the following three figures). If the data output of the burst read occurs at the second clock of the burst write, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal bus contention.




Figure 6. Read to Write Interval (Burst Length ≥ 4, CAS# Latency = 3)

A read burst without the auto precharge function may be interrupted by a BankPrecharge/ Precharge All command to the same bank. The following figure shows the optimum time that BankPrecharge/ PrechargeAll command is issued in different CAS latency.

Confidential -10 / 47- Rev.1.0 February 2023






Figure 7. Read to Precharge (CAS# Latency = 3)

5. Read and AutoPrecharge command

(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A9, A11 and A12 = Don't care)

The Read and AutoPrecharge command automatically performs the precharge operation after the read operation. Once this command is given, any subsequent command cannot occur within a time delay of {tRP(min.) + burst length}. At full-page burst, only the read operation is performed in this command and the auto precharge function is ignored.

6. Write command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A8 = Column Address)

The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue).




Figure 8. Burst Write Operation (Burst Length = 4)

A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure).




Figure 9. Write Interrupted by a Write (Burst Length = 4)

The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention,

Confidential -11 / 47- Rev.1.0 February 2023



input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed.





Figure 10. Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 3)

The BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function should be issued m cycles after the clock edge in which the last data-in element is registered, where m equals tWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, starting with the clock edge following the last data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll command is entered (refer to the following figure).



Note: The DQMs can remain low in this example if the length of the write burst is 1 or 2.

Figure 11. Write to Precharge

7. Write and AutoPrecharge command

(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A8 = Column Address)

The Write and AutoPrecharge command performs the precharge operation automatically after the write operation. Once this command is given, any subsequent command can not occur within a time delay of {(burst length -1) + tWR + tRP(min.)}. At full-page burst, only the write operation is performed in this command and the auto precharge function is ignored.

Confidential -12 / 47- Rev.1.0 February 2023



0

0

1

1

0

1

0

All other Reserved

AS4C16M32SB




Figure 12. Burst Write with Auto-Precharge (Burst Length = 2)

8. Mode Register Set command (RAS# = "L", CAS# = "L", WE# = "L", A0-A12 = Register Data)

The mode register stores the data for controlling the various operating modes of SDRAM. The Mode Register Set command programs the values of CAS latency, Addressing Mode and Burst Length in the Mode register to make SDRAM useful for a variety of different applications. The default values of the Mode Register after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins A0~ A12 in the same cycle is the data written to the mode register. Two clock cycles are required to complete the write in the mode register (refer to the following figure). The contents of the mode register can be changed using the same command and the clock cycle requirements during operation as long as all banks are in the idle state.

Table 5. Mode Register Bitmap BA1 BA0 A12 A11 A10 A9 A7 A3 8A A6 A5 **A4** A2 Α1 Α0 RFU* **CAS Latency** RFU* WBL Test Mode BT Burst Length Test Mode A9 Write Burst Length **A8** A7 A3 Burst Type 0 Burst 0 0 Normal 0 Sequential Single Bit Vendor Use Only Interleave 1 1 0 0 Vendor Use Only CAS Latency A6 A5 **A4** A2 Α0 Burst Length A1 0 0 0 Reserved 0 0 0 1 0 0 1 Reserved 0 0 1 2

0

0

1

1

0

All other Reserved

4

8

Full Page (Seguential)

*Note: RFU (Reserved for future use) should stay "0" during MRS cycle.

Reserved

3 clocks

Reserved

Confidential -13 / 47- Rev.1.0 February 2023






Figure 13. Mode Register Set Cycle

• Burst Length Field (A2~A0)
This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8, or full page.

Table 6. Burst Length Field

	-		
A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Full Page

Full Page Length: 512

Confidential -14 / 47- Rev.1.0 February 2023



• Burst Type Field (A3)

The Addressing Mode can be one of two modes, Interleave Mode or Sequential Mode. Sequential Mode supports burst length of 1, 2, 4, 8, or full page, but Interleave Mode only supports burst length of 4 and 8.

Table 7. Addressing Mode Select Field

A3	Burst Type
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 8. Burst Definition

Durat Langth	Sta	art Addre	ss	Cognostial	Interlegue
Burst Length	A2	A1	A0	Sequential	Interleave
2	Х	Χ	0	0, 1	0, 1
2	X	Χ	1	1, 0	1, 0
	X	0	0	0, 1, 2, 3	0, 1, 2, 3
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Χ	1	0	2, 3, 0, 1	2, 3, 0, 1
	Χ	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
O	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0
Full page	location	= 0-511		n, n+1, n+2, n+3,511, 0, 1, 2, n-1, n,	Not Support

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CLK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 9. CAS Latency

	•		
A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3 clocks
1	Х	Х	Reserved

Confidential -15 / 47- Rev.1.0 February 2023



Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 10. Test Mode

A8	A7	Test Mode
0	0	normal mode
0	1	Vendor Use Only
1	Х	Vendor Use Only

Write Burst Length (A9)

This bit is used to select the write burst length. When the A9 bit is "0", the Burst-Read-Burst-Write mode is selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.

Table 11. Write Burst Length

	A9	Write Burst Length
	0	Burst-Read-Burst-Write
1		Burst-Read-Single-Write

Note: A10 and BA0, 1 should stay "L" during mode set cycle.

9. No-Operation command (RAS# = "H", CAS# = "H", WE# = "H")

The No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). This prevents unwanted commands from being registered during idle or wait states.

10. Burst Stop command (RAS# = "H", CAS# = "H", WE# = "L")

The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is only effective in a read/write burst without the auto precharge function. The terminated read burst ends after a delay equal to the CAS latency (refer to the following figure). The termination of a write burst is shown in the following figure.




Figure 14. Termination of a Burst Read Operation (Burst Length > 4, CAS# Latency = 3)




Figure 15. Termination of a Burst Write Operation (Burst Length = X)

Confidential -16 / 47- Rev.1.0 February 2023



11. Device Deselect command (CS# = "H")

The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and Address inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No Operation command.

12. AutoRefresh command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A0-A12 = Don't care)

The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-before-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "don't care" during an AutoRefresh command. The internal refresh counter increments automatically on every auto refresh cycle to all of the rows. The refresh operation must be performed 8192 times within 64ms. The time required to complete the auto refresh operation is specified by tRC(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device must not be in power down mode (CKE is high in the previous cycle). This command must be followed by NOPs until the auto refresh operation is completed. The precharge time requirement, tRP(min), must be met before successive auto refresh operations are performed.

13. SelfRefresh Entry command (RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A12 = Don't care)

The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for data retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the SDRAM become "don't care" with the exception of CKE, which must remain LOW. The refresh addressing and timing is internally generated to reduce power consumption. The SDRAM may remain in SelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock and then asserting HIGH on CKE (SelfRefresh Exit command).

14. Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L")

When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the subsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact while CLK is suspended. On the other hand, when all banks are in the idle state, this command performs entry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the PowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the refresh period (64ms) since the command does not perform any refresh operations.

15. Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H")

When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the subsequent cycle by providing this command (asserting CKE "HIGH", the command should be NOP or deselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers are turned on to the active state. tPDE (min.) is required when the device exits from the PowerDown mode. Any subsequent commands can be issued after one clock cycle from the end of this command.

16. Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H")

During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input data. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for device selection, byte selection and bus control in a memory system.

Confidential -17 / 47- Rev.1.0 February 2023



Table 12. Absolute Maximum Rating

Symbol	ltem	Values	Unit	Note
VIN, VOUT	Input, Output Voltage	-1.0 ~ 4.6	V	1
V_{DD},V_{DDQ}	Power Supply Voltage	-1.0 ~ 4.6	V	1
TOPER	Ambient Temperature (T _A)	0C ~ 70C (Commercial) & -40C ~ 85C (industrial)	С	1
Tstg	Storage Temperature	-55 ~ 150	С	1
TSOLDER	Soldering Temperature (10 seconds)	260	С	1
PD	Power Dissipation	1	W	1
los	Short Circuit Output Current	50	mA	1

Table 13. Recommended D.C. Operating Conditions ($V_{DD} = 3.3V \pm 0.3$, $T_{OPER} = -40 \sim 85$ °C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
VDD	Power Supply Voltage	3.0	3.3	3.6	V	2
V _{DDQ}	Power Supply Voltage(for I/O Buffer)	3.0	3.3	3.6	V	2
ViH	LVTTL Input High Voltage	2.0	3.0	V _{DDQ} +0.3	V	2
VIL	LVTTL Input Low Voltage	-0.3	0	8.0	V	2
lı∟	Input Leakage Current ($0V \le V_{IN} \le V_{DD}$, All other pins not under test = $0V$)	-10	-	10	μA	
loz	Output Leakage Current Output disable, 0V ≤ Voυτ ≤ VddQ)	-10	-	10	μА	
Vон	LVTTL Output "H" Level Voltage (louт = -2mA)	2.4	-	-	V	
Vol	LVTTL Output "L" Level Voltage (Ιουτ = 2mA)	-	-	0.4	V	

Table 14. Capacitance (VDD = 3.3V, TOPER = 25°C)

Symbol	Parameter	Min.	Max.	Unit
Cı	Input Capacitance	1	5.5	pF
C _{I/O}	Input/Output Capacitance	2	6	pF

^{1.} These parameters are periodically sampled and are not 100% tested.

Confidential -18 / 47- Rev.1.0 February 2023



Table 15. D.C. Characteristics ($V_{DD} = 3.3V \pm 0.3V$, $T_{OPER} = -40 - 85$ °C)

Description/Test condition	Symbol	-6	Unit	Note
Description/Test condition	Syllibol	Max.	Ullit	Note
Operating Current				
tRc≥tRc(min), Outputs Open	IDD1	130		3
One bank active				
Precharge Standby Current in non-power down mode				
t_{CK} = 15ns, CS# \geq V _{IH} (min), CKE \geq V _{IH}	I _{DD2N}	110		
Input signals are changed every 2clks				
Precharge Standby Current in non-power down mode		110		
$t_{CK} = \infty$, $CLK \le V_{IL}(max)$, $CKE \ge V_{IH}$	IDD2NS	110		
Precharge Standby Current in power down mode		80		
t_{CK} = 15ns, CKE $\leq V_{IL}(max)$	I _{DD2P}	00		
Precharge Standby Current in power down mode		80	mA	
$t_{CK} = \infty$, $CKE \le V_{IL}(max)$	IDD2PS	00		
Active Standby Current in non-power down mode				
$t_{CK} = 15ns, CKE \ge V_{IH}(min), CS\# \ge V_{IH}(min)$	I _{DD3N}	130		
Input signals are changed every 2clks				
Active Standby Current in non-power down mode		130		
CKE \geq V _{IH} (min), CLK \leq V _{IL} (max), tck = ∞	IDD3NS	130		
Operating Current (Burst mode)		144		0.4
tcк =tcк(min), Outputs Open, Multi-bank interleave	I _{DD4}	144		3,4
Refresh Current		170		_
$t_{RC} \ge t_{RC}(min)$	IDD5	170		3
Self Refresh Current				
CKE $\leq 0.2 V$; for other inputs V _{IH} $\!$	IDD6	60		

Confidential -19 / 47- Rev.1.0 February 2023



Table 16. Electrical Characteristics and Recommended A.C. Operating Conditions $(V_{DD} = 3.3V \pm 0.3V, T_{OPER} = -40 \sim 85^{\circ}C)$ (Note: 5, 6, 7, 8)

Cumbal	A.C. Parameter	-	l lm!4	Nata		
Symbol	A.C. Parameter	Min.	Max.	Unit	Note	
trc	Row cycle time (same bank)		60	-		
trfc	Refresh cycle time	60	-			
trcd	RAS# to CAS# delay (same bank)		18	-		
trp	Precharge to refresh/row activate comman	d (same bank)	18	-		
t RRD	Row activate to row activate delay (different banks)		12	-		
tmrd	Mode register set cycle time		12	-		
tras	Row activate to precharge time (same bank	<)	42	120K		
twr	Write recovery time		12	-		
tck	Clock cycle time	CL* = 3	6	-	ns	9
tсн	Clock high time	,	2	-		10
tcl	Clock low time		2	-		10
tac	Access time from CLK (positive edge)	CL* = 3	-	5.4		10
tон	Data output hold time	,	2.5	-		9
tız	Data output low impedance		0	-		
tHZ	Data output high impedance		-	5.4		8
tis	Data/Address/Control Input set-up time		1.5	-		10
tıн	Data/Address/Control Input hold time		8.0	-		10
t PDE	Power Down Exit set-up time		tis+tck	-		
trefi	Average Refresh interval time		-	7.8	μs	
txsr	Exit Self Refresh to any command time		tis+trc	-	ns	

^{*} CL is CAS Latency.

Note:

- 1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Absolute maximum DC requirements contain stress ratings only. Functional operation at the absolute maximum limits is not implied or guaranteed. Extended exposure to maximum ratings may affect device reliability.
- 2. All voltages are referenced to Vss. Overshoot ViH (Max) = 4.6V for pulse width ≤ 3ns. Undershoot ViL (Min) = -1.0V for pulse width ≤ 3ns.
- 3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC} . Input signals are changed one time during every 2 t_{CK} .
- 4. These parameters depend on the output loading. Specified values are obtained with the output open.
- 5. Power-up sequence is described in Note 11.



6. A.C. Test Conditions

Table 17. LVTTL Interface

Reference Level of Output Signals	1.4V / 1.4V
Output Load	Reference to the Under Output Load (B)
Input Signal Levels	2.4V / 0.4V
Transition Time (Rise and Fall) of Input Signals	1ns
Reference Level of Input Signals	1.4V




Figure 16. LVTTL D.C. Test Load (A)

Figure 17. LVTTL A.C. Test Load (B)

- 7. Transition times are measured between V_{IH} and V_{IL} . Transition (rise and fall) of input signals are in a fixed slope (1 ns).
- 8. thz defines the time in which the outputs achieve the open circuit condition and are not at reference levels.
- 9. If clock rising time is longer than 1 ns, $(t_R / 2 0.5)$ ns should be added to the parameter.
- 10. Assumed input rise and fall time t_T ($t_R \& t_F$) = 1 ns

 If t_R or t_F is longer than 1 ns, transient time compensation should be considered, i.e., [($t_T + t_F$)/2 1] ns should be added to the parameter.
- 11. Power up Sequence

Power up must be performed in the following sequence.

- 1) Power must be applied to V_{DD} and V_{DDQ} (simultaneously) when CKE= "LOW", DQM= "HIGH" and all input signals are held "NOP" state.
- 2) Start clock and maintain stable condition for minimum 200 μ s, then bring CKE "HIGH" and, it is recommended that DQM is held "HIGH" (V_{DD} levels) to ensure DQ output is in high impedance.
- 3) All banks must be precharged.
- 4) Mode Register Set commands must be asserted to initialize the Mode register.
- 5) A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the device.
- * The Auto Refresh command can be issue before or after Mode Register Set command

Confidential -21 / 47- Rev.1.0 February 2023



Timing Waveforms

Figure 18. AC Parameters for Write Timing (Burst Length=4)








Figure 19. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=3)



Confidential -23 / 47- Rev.1.0 February 2023




Figure 20. Auto Refresh (Burst Length=4, CAS# Latency=3)



Confidential -24 / 47- Rev.1.0 February 2023




Figure 21. Power on Sequence and Auto Refresh



Confidential -25 / 47- Rev.1.0 February 2023



Figure 22. Self Refresh Entry & Exit Cycle



Note: To Enter SelfRefresh Mode

- 1. CS#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in SelfRefresh mode as long as CKE stays "low".
- 4. Once the device enters SelfRefresh mode, minimum tras is required before exit from SelfRefresh.


To Exit SelfRefresh Mode

- 5. System clock restart and be stable before returning CKE high.
- 6. Enable CKE and CKE should be set high for valid setup time and hold time.
- 7. CS# starts from high.
- 8. Minimum txsR is required after CKE going high to complete SelfRefresh exit.
- 9. 8192 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the system uses burst refresh.

Confidential -26 / 47- Rev.1.0 February 2023



Figure 23. Clock Suspension During Burst Read (Using CKE)
(Burst Length=4, CAS# Latency=3)



Confidential -27 / 47- Rev.1.0 February 2023



Figure 24. Clock Suspension During Burst Write (Using CKE) (Burst Length=4)







Figure 25. Power Down Mode and Clock Suspension (Burst Length=4, CAS# Latency=3)




Confidential -29 / 47- Rev.1.0 February 2023



Figure 26. Random Column Read (Page within same Bank)


(Burst Length=4, CAS# Latency=3)



Confidential -30 / 47- Rev.1.0 February 2023




Figure 27. Random Column Write (Page within same Bank) (Burst Length=4)



Confidential -31 / 47- Rev.1.0 February 2023




Figure 28. Random Row Read (Interleaving Banks) (Burst Length=8, CAS# Latency=3)



Confidential -32 / 47- Rev.1.0 February 2023




Figure 29. Random Row Write (Interleaving Banks) (Burst Length=8)



Confidential -33 / 47- Rev.1.0 February 2023




Figure 30. Read and Write Cycle (Burst Length=4, CAS# Latency=3)



Confidential -34 / 47- Rev.1.0 February 2023




Figure 31. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)



Confidential -35 / 47- Rev.1.0 February 2023




Figure 32. Interleaved Column Write Cycle (Burst Length=4)



Confidential -36 / 47- Rev.1.0 February 2023




Figure 33. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)



Confidential -37 / 47- Rev.1.0 February 2023




Figure 34. Auto Precharge after Write Burst (Burst Length=4)



Confidential -38 / 47- Rev.1.0 February 2023




Figure 35. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)



Confidential -39 / 47- Rev.1.0 February 2023




Figure 36. Full Page Write Cycle (Burst Length=Full Page)



Confidential -40 / 47- Rev.1.0 February 2023



Figure 37. Byte Read and Write Operation (Burst Length=4, CAS# Latency=3)



Don't Care



Figure 38. Random Row Read (Interleaving Banks)

(Burst Length=4, CAS# Latency=3)







Figure 39. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=3)



Confidential -43 / 47- Rev.1.0 February 2023



Figure 40. Full Page Random Column Write (Burst Length=Full Page)







Figure 41. Recharge Termination of a Burst


(Burst Length=4, 8 or Full Page, CAS# Latency=3)



Confidential -45 / 47- Rev.1.0 February 2023



Figure 42. 90 Ball FBGA Package 8 x 13 x 1.2mm (max) Outline Drawing Information



Symbol	Dimension in inch			ension in inch Dimension in n		mm	
Symbol	Min	Nom	Max	Min	Nom	Max	
Α		-	0.047			1.20	
A1	0.012	0.014	0.016	0.30	0.35	0.40	
A2	0.027	0.029	0.031	0.69	0.74	0.79	
С	0.007	0.008	0.010	0.17	0.21	0.25	
D	0.311	0.315	0.319	7.90	8.00	8.10	
E	0.508	0.512	0.516	12.90	13.00	13.10	
D1		0.252	1		6.40		
E1		0.441			11.2		
е		0.031			0.80		
b	0.016	0.018	0.020	0.40	0.45	0.50	
F	-	0.126	1		3.2		

Confidential -46 / 47- Rev.1.0 February 2023



PART NUMBERING SYSTEM

AS4C	16M32SB	-6	В	×	N	XX
DRAM	16M32=16M x 32 S=SDRAM B=B die	6=166 MHz	B=FBGA	C=Commercial temp 0°C~ 70°C I=Industrial temp -40°C~ 85°C	Indicates Pb and Halogen Free	Packing Type None:Tray TR:Reel



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456 Fax: 425-896-8628

www.alliancememory.com
Copyright © Alliance Memory
All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential -47 / 47- Rev.1.0 February 2023