Revision History

64Mb (4M x 16) SDRAM 54pin TSOP II Package

Revision	Details	Date
Rev 1.0	Initial Release	Oct. 2026

Features

- 4 banks x 1Mbit x 16 organization
- High speed data transfer rates up to 166 MHz
- Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge
- Single Pulsed RAS Interface
- Data Mask for Read/Write Control
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
  1, 2, 4, 8, and full page for Sequential Type
  1, 2, 4, 8 for Interleave Type
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Random Column Address every CLK (1-N Rule)
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 4096 cycles/64 ms
- Available in 54-Pin TSOPII
- LVTTL Interface
- Single +3.3 V ±0.3 V Power Supply

Description

The AS4C4M16SC is a four bank Synchronous DRAM organized as 4 banks x 1Mbit x 16. The AS4C4M16SC achieves high speed data transfer rates up to 166 MHz by employing a chip architec-ture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an inter-leaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 166 MHz is possible depending on burst length, CAS latency and speed grade of the device.

Table 1. Key Specifications

AS4C4M16SC		-6	-7	Unit
tCK3	Clock Cycle time(min.)	6	7	**ns**
tAC3	Access time from CLK (max.)	5.5	6	**ns**
tRAS	Row Active time(min.)	42	45	**ns**
tRC	Row Cycle time(min.)	60	65	**ns**

*__Note:__ For the Clock Frequency (fCK)
-6 is 166 MHz.
-7 is 143 MHz .

Table 2. Ordering Information

Part Number	Frequency	Package	Temperature	Temp Range
AS4C4M16SC-6TIN	166MHz	54 Pin TSOP II	Industrial	-40°C to 85°C


64Mb SDRAM Pin Assignment

(54-Pin TSOP-II)

Description	Pkg.	Pin Count
TSOP-II	I	54

x16 Configuration

Top View



Pin Names

CLK	Clock Input
CKE	Clock Enable
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
A_0–A_{11}	Address Inputs
BA0, BA1	Bank Select
I/O_1–I/O_{16}	Data Input/Output
LDQM, UDQM	Data Mask
V_{CC}	Power (+3.3V)
V_{SS}	Ground
V_{CCQ}	Power for I/O's (+3.3V)
V_{SSQ}	Ground for I/O's
NC	Not connected

Capacitance*

VCC=VCCQ=3.3V, TA=25°C, f=1MHz, pin under test biased at 1.4V.

Symbol	Parameter	Max.	Unit
C_{IN1}	Input Capacitance (CLK)	4	pF
C_{IN2}	Input Capacitance (All other input pins)	4	pF
C_{IO}	Data Input/Output Capacitance (I/O)	5	pF

***Note:**Capacitance is sampled and not 100% tested.


Absolute Maximum Ratings*

Operating temperature range .....-40 to 85 °C for industrial
Storage temperature range .....-55 to 125 °C
Input/output voltage ..... -0.3 to (V_{CC}+0.3) V
Power supply voltage ..... -1.0 to 4.6 V
Power dissipation .....1 W
Data out current (short circuit) .....50 mA

***Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram

x16 Configuration



Signal Pin Description

Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode or the Self Refresh mode.
$\overline{CS}$	Input	Pulse	Active Low	$\overline{CS}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$, $\overline{CAS}$ $\overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$, $\overline{RAS}$, and $\overline{WE}$ define the command to be executed by the SDRAM.
A0 - A11	Input	Level	—	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organization: • 4M x 16 SDRAM CA0–CA7. In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are used to define which bank to precharge.
BA0, BA1	Input	Level	—	Selects which bank is to be active.
DQx	Input Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
LDQM UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VCC, VSS	Supply			Power and ground for the input buffers and the core logic.
VCCQ VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.

Operation Definition

All of SDRAM operations are defined by states of control signals $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, and DQM at the positive edge of the clock. The following list shows the thruth table for the operation commands.

Operation	Device State	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	A0-9, A11	A10	BA0 BA1
Row Activate	Idle[3]	H	X	L	L	H	H	X	V	V	V
Read	Active[3]	H	X	L	H	L	H	X	V	L	V
Read w/Autoprecharge	Active[3]	H	X	L	H	L	H	X	V	H	V
Write	Active[3]	H	X	L	H	L	L	X	V	L	V
Write with Autoprecharge	Active[3]	H	X	L	H	L	L	X	V	H	V
Row Precharge	Any	H	X	L	L	H	L	X	X	L	V
Precharge All	Any	H	X	L	L	H	L	X	X	H	X
Mode Register Set	Idle	H	X	L	L	L	L	X	V	V	V
No Operation	Any	H	X	L	H	H	H	X	X	X	X
Device Deselect	Any	H	X	H	X	X	X	X	X	X	X
Auto Refresh	Idle	H	H	L	L	L	H	X	X	X	X
Self Refresh Entry	Idle	H	L	L	L	L	H	X	X	X	X
Self Refresh Exit	Idle (Self Refr.)	L	H	H	X	X	X	X	X	X	X
				L	H	H	X				
Power Down Entry	Idle Active[4]	H	L	H	X	X	X	X	X	X	X
				L	H	H	X				
Power Down Exit	Any (Power Down)	L	H	H	X	X	X	X	X	X	X
				L	H	H	L				
Data Write/Output Enable	Active	H	X	X	X	X	X	L	X	X	X
Data Write/Output Disable	Active	H	X	X	X	X	X	H	X	X	X

Notes:

1. V = Valid , x = Don't Care, L = Low Level, H = High Level
2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided.
3. These are state of bank designated by BS0, BS1 signals.
4. Power Down Mode can not entry in the burst cycle.

Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VCC and VCCQ pins must be built up simultaneously to the specified voltage when the input signals are held in the “NOP” state. The power on voltage must not exceed VCC+0.3V on any of the input pins or VCC supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 μs is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of two Auto Refresh cycles (CBR) are also required.These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), a CAS Latency Field to set the access time at clock cycle and a Operation mode field to differentiate between normal operation (Burst read and burst Write) and a special Burst Read and Single Write mode. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.


Read and Write Operation

When $\overline{RAS}$ is low and both $\overline{CAS}$ and $\overline{WE}$ are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A $\overline{CAS}$ cycle is triggered by setting $\overline{RAS}$ high and $\overline{CAS}$ low at a clock timing after a necessary delay, t_{RCD}, from the $\overline{RAS}$ timing. WE is used to define either a read ($\overline{WE}$ = H) or a write ($\overline{WE}$ = L) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 166 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is ‘2’, then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using sequential burst type. Full Page burst operation does not terminate once the burst length has been reached. (At the end of the page, it will wrap to the start address and continue.) In other words, unlike burst length of 2, 4, and 8, full page burst continues until it is terminated using another command.

Address Input for Mode Set (Mode Register Operation)



Operation Mode

BA1	BA0	A11	A10	A9	A8	A7	Mode
0	0	0	0	0	0	0	Burst Read/Burst Write
0	0	0	0	1	0	0	Burst Read/Single Write

Burst Type

A3	Type
0	Sequential
1	Interleave

Burst Length

A2	A1	A0	Length	
			Sequential	Interleave
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserve	Reserve
1	0	1	Reserve	Reserve
1	1	0	Reserve	Reserve
1	1	1	Full Page	Reserve

$\overline{\text{CAS}}$ Latency

A6	A5	A4	Latency
0	0	0	Reserve
0	0	1	Reserve
0	1	0	2
0	1	1	3
1	0	0	Reserve
1	0	1	Reserve
1	1	0	Reserve
1	1	1	Reserve

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches the sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.

Burst Length and Sequence:

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)	Interleave Burst Addressing (decimal)
2	xx0	0, 1	0, 1
	xx1	1, 0	1, 0
4	x00	0, 1, 2, 3	0, 1, 2, 3
	x01	1, 2, 3, 0	1, 0, 3, 2
	x10	2, 3, 0, 1	2, 3, 0, 1
	x11	3, 0, 1, 2	3, 2, 1, 0
8	000	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	001	1 2 3 4 5 6 7 0	1 0 3 2 5 4 7 6
	010	2 3 4 5 6 7 0 1	2 3 0 1 6 7 4 5
	011	3 4 5 6 7 0 1 2	3 2 1 0 7 6 5 4
	100	4 5 6 7 0 1 2 3	4 5 6 7 0 1 2 3
	101	5 6 7 0 1 2 3 4	5 4 7 6 1 0 3 2
	110	6 7 0 1 2 3 4 5	6 7 4 5 2 3 0 1
	111	7 0 1 2 3 4 5 6	7 6 5 4 3 2 1 0
Full Page	nnn	Cn, Cn+1, Cn+2....	not supported

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the $\overline{CAS}$ -before-$\overline{RAS}$ refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when $\overline{RAS}$ and $\overline{CAS}$ are held low and CKE and $\overline{WE}$ are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when $\overline{RAS}$, $\overline{CAS}$, and CKE are low and $\overline{WE}$ is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read and write operations. During reads, when it turns to “high” at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (trp) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can’t remain in Power Down mode longer than the Refresh period (tref) of the device. Exit from this mode is performed by taking CKE “high”. One clock delay is required for mode entry and exit.

Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the Read with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for $\overline{CAS}$ latencies 2, two clocks for $\overline{CAS}$ latencies 3 and three clocks for CAS latencies 4. If CA10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in. Auto-Precharge does not apply to full-page burst mode.

Precharge Command

There is also a separate precharge command available. When $\overline{RAS}$ and $\overline{WE}$ are low and $\overline{CAS}$ is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2, two clocks before the last data out for CAS latency = 3. Writes require a time delay twr from the last data out to apply the precharge command. A full-page burst may be truncated with a Precharge command to the same bank.

Bank Selection by Address Bits:

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	X	X	all Banks

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid I/O contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the I/O pins before the Burst Stop Command is registered will be written to the memory. The full-page burst is used in conjunction with Burst Terminate Command to generate arbitrary burst lengths.

Recommended Operation and Characteristics for LV-TTL

(V_{CC},V_{CCQ} = 3.3V ± 0.3V; V_{SS} = 0V)

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input high voltage	V_{IH}	2.0	Vcc+0.3	V	1, 2
Input low voltage	V_{IL}	– 0.3	0.8	V	1, 2
Output high voltage (I_{OUT} = – 4.0 mA)	V_{OH}	2.4	–	V	
Output low voltage (I_{OUT} = 4.0 mA)	V_{OL}	–	0.4	V	
Input leakage current, any input (0 V < V_{IN} < 3.6 V, all other inputs = 0 V)	$I_{I(L)}$	– 5	5	uA	
Output leakage current (DQ is disabled, 0 V < V_{OUT} < V_{CC})	$I_{O(L)}$	– 5	5	uA	

Note:
1. VIH(max) = 4.6V AC for pulse width ≤ 10ns acceptable.
2. VIL(min) = -1.5V AC for pulse width ≤ 10ns acceptable.

ICC Specifications and Conditions

(V_{CC},V_{CCQ} = 3.3V ± 0.3V; V_{SS} = 0V)

Symbol	Parameter & Test Condition		Max.		Unit	Note
			-6	-7		
ICC1	Operating Current Active-precharge command cycling, without Burst Operation	1 bank operation t_{RC} = $t_{RCMIN.}$, t_{CK} = t_{CKMIN} CL = 3	52	46	mA	3
ICC2P	Precharge Standby Current in Power Down Mode	t_{CK} = min.	6	6	mA	3
ICC2PS	$\overline{CS}$ =V_{IH}, CKE≤ $V_{IL(max)}$	t_{CK} = Infinity	6	6	mA	3
ICC2N	Precharge Standby Current in Non-Power Down Mode	t_{CK} = min.	26	22	mA	
ICC2NS	$\overline{CS}$ =V_{IH}, CKE≥ $V_{IL(max)}$	t_{CK} = Infinity	16	16	mA	
ICC3P	Active Standby Current in Power-down mode	CKE=<V_{IL}(max), t_{ck} = min	16	16	mA	
ICC3PS		CKE =< V_{IL}(max), t_{ck} = infinity	14	14	mA	
ICC3N	Active Standby Current in non Power-down mode	CKE=>V_{IL}(max), t_{ck} = min	36	32	mA	
ICC3NS		CKE => V_{IL}(max), t_{ck} = infinity	26	26	mA	
ICC4	Burst Operating Current Read/Write command cycling	CL = 3 t_{CK} = min.	76	72	mA	3, 4
ICC5	Auto Refresh Current Auto Refresh command cycling	CL = 3 t_{CK} = min.	62	56	mA	3
ICC6	Self Refresh Current Self Refresh Mode, CKE=<0.2V		6	6	mA	

Notes:

3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC}. Input signals are changed one time during t_{CK} except for ICC6 and for standby current when t_{CK} = infinity.
4. These parameter are measured with continuous data stream during read access and all DQ toggling.

AC Characteristics *(1,2,3)*

V_{SS} = 0 V; V_{CC} = 3.3 V ± 0.3 V, t_T = 1 ns

#	Symbol	Parameter	Limit Values				Unit	
			-6		-7			
			Min.	Max.	Min.	Max.		
Clock and Clock Enable								
	t_{CK}	Clock Cycle Time $\overline{CAS}$ Latency = 3 $\overline{CAS}$ Latency = 2	 6 –	 – –	 7 –	 – –	 ns ns	
	t_{CK}	Clock Frequency $\overline{CAS}$ Latency = 3 $\overline{CAS}$ Latency = 2	 – –	 166 –	 – –	 143 –	 MHz MHz	
	t_{AC}	Access Time from Clock $\overline{CAS}$ Latency = 3 $\overline{CAS}$ Latency = 2	 – –	 5.5 –	 – –	 6 –	 ns ns	2
	t_{CH}	Clock High Pulse Width	2.5	–	2.5	–	ns	
	t_{CL}	Clock Low Pulse Width	2.5	–	2.5	–	ns	
	t_T	Transition time	–	1	–	1	ns	
Setup and Hold Times								
	t_{IS}	Input Setup Time	1.5	–	1.5	–	ns	4
	t_{IH}	Input Hold Time	1	–	1	–	ns	4
Common Parameters								
	t_{RCD}	Row to Column Delay Time	18	–	20	–	ns	5
	t_{RAS}	Row Active Time	42	100K	45	100K	ns	5
	t_{RC}	Row Cycle Time	60	–	65	–	ns	5
	t_{RFC}	Auto-refresh to Active/Auto-refresh Command Period	60	–	70	–	ns	5
	t_{RP}	Row Precharge Time	18	–	20	–	ns	5
	t_{RRD}	Activate(a) to Activate(b) Command period	12	–	14	–	ns	5
	t_{CCD}	$\overline{CAS}$(a) to $\overline{CAS}$(b) Command period	1	–	1	–	CLK	
	t_{CDL}	Last data in to new column address delay	1	–	1	–	ns	
	t_{BDL}	Last data in to burst stop	1	–	1	–	ns	

#	Symbol	Parameter	Limit Values				Unit	
			-6		-7			
			Min.	Max.	Min.	Max.		
	t_{SB}	Power Down Mode Entry Time	0	6	0	7	ns	
Refresh Cycle								
	t_{REF}	Refresh Period (4096 cycles)	–	64	–	64	ms	
	t_{SREX}	Self Refresh Exit Time	1	–	1	–	CLK	6
Read Cycle								
	t_{OH}	Data Out Hold Time	2	–	2	–	ns	
	t_{HZ}	Data Out High-Z time(CL=3)	–	5	–	5.5	ns	7
	t_{DQZ}	DQM Data Out Disable Latency	2	–	2	–	CLK	
	t_{LZ}	Data Out Low-Z time	0	–	0	–	ns	
Write Cycle								
	t_{DPL}	Input Data to Precharge command Delay	2	–	2	–	CLK	
	t_{WR}	Write Recovery Time	2	–	2	–	CLK	
	t_{DQW}	DQM Write Mask Latency	0	–	0	–	CLK	

Notes for AC Parameters:

1. For proper power-up see the operation section of this data sheet.
2. AC timing tests have V_{IL} = 0.4V and V_{IH} = 2.4V with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL}. All AC measurements assume t_T = 1ns with the AC output load circuit shown in Figure 1.




Figure 1.

4. If clock rising time is longer than 1 ns, a time (t_T/2 – 0.5) ns has to be added to this parameter.
5. If t_T is longer than 1 ns, a time (t_T – 1) ns has to be added to this parameter.
6. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

   the number of clock cycle = specified value of timing period (counted in fractions as a whole number)

   Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered.
7. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels

Timing Diagrams

1. Bank Activate Command Cycle

2. Burst Read Operation

3. Read Interrupted by a Read

4. Read to Write Interval

    4.1 Read to Write Interval

    4.2 Minimum Read to Write Interval

    4.3 Non-Minimum Read to Write Interval

5. Burst Write Operation

6. Write and Read Interrupt

    6.1 Write Interrupted by a Write

    6.2 Write Interrupted by Read

7. Burst Write & Read with Auto-Precharge

    7.1 Burst Write with Auto-Precharge

    7.2 Burst Read with Auto-Precharge

8. Burst Termination

    8.1 Termination of a Burst Write Operation

    8.2 Termination of a Burst Write Operation

9. AC- Parameters

    9.1 AC Parameters for a Write Timing

    9.2 AC Parameters for a Read Timing

10. Mode Register Set

11. Power on Sequence and Auto Refresh (CBR)

12. Power Down Mode

13. Self Refresh (Entry and Exit)


14. Auto Refresh (CBR)

Timing Diagrams (Cont'd)

15. Random Column Read (Page within same Bank)
    - 15.1 $\overline{CAS}$ Latency = 2
    - 15.2 $\overline{CAS}$ Latency = 3
16. Random Column Write (Page within same Bank)
    - 16.1 $\overline{CAS}$ Latency = 2
    - 16.2 $\overline{CAS}$ Latency = 3
17. Random Row Read (Interleaving Banks) with Precharge
    - 17.1 $\overline{CAS}$ Latency = 2
    - 17.2 $\overline{CAS}$ Latency = 3
18. Random Row Write (Interleaving Banks) with Precharge
    - 18.1 $\overline{CAS}$ Latency = 2
    - 18.2 $\overline{CAS}$ Latency = 3
19. Precharge Termination of a Burst
    - 19.1 $\overline{CAS}$ Latency = 2
    - 19.2 $\overline{CAS}$ Latency = 3
20. Full Page Burst Operation
    - 20.1 Full Page Burst Read, $\overline{CAS}$ Latency = 2
    - 20.2 Full Page Burst Read, $\overline{CAS}$ Latency = 3
21. Full Page Burst Operation
    - 21.1 Full Page Burst Write, $\overline{CAS}$ Latency = 2
    - 21.2 Full Page Burst Write, $\overline{CAS}$ Latency = 3


1. Bank Activate Command Cycle

(CAS latency = 3)




2. Burst Read Operation

(Burst Length = 4, CAS latency = 2, 3)




3. Read Interrupted by a Read

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)




4.1 Read to Write Interval

(Burst Length = 4, $\overline{CAS}$ latency = 3)




4.2 Minimum Read to Write Interval

(Burst Length = 4, $\overline{CAS}$ latency = 2)




4.3 Non-Minimum Read to Write Interval

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)




5. Burst Write Operation

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)




6.1 Write Interrupted by a Write

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)




6.2 Write Interrupted by a Read

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)




7. Burst Write with Auto-Precharge

Burst Length = 2, $\overline{CAS}$ latency = 2, 3)




7.2 Burst Read with Auto-Precharge

Burst Length = 4, $\overline{\text{CAS}}$ latency = 2, 3)




8.1 Termination of a Burst Read Operation

(CAS latency = 2, 3)




8.2 Termination of a Burst Write Operation


(CAS latency = 2, 3)




9.1 AC Parameters for Write Timing




9.2 AC Parameters for Read Timing




10. Mode Register Set




11. Power on Sequence and Auto Refresh (CBR)




12. Power Down Mode



13. Self Refresh (Entry and Exit)




14. Auto Refresh (CBR)




15.1 Random Column Read (Page within same Bank) (1 of 2)

Burst Length = 4, $\overline{CAS}$ Latency = 2




15.2 Random Column Read (Page within same Bank) (2 of 2)




16.1 Random Column Write (Page within same Bank) (1 of 2)

Burst Length = 4, $\overline{CAS}$ Latency =2




16.2 Random Column Write (Page within same Bank) (2 of 2)

Burst Length = 4, $\overline{CAS}$ Latency = 3




17.1 Random Row Read (Interleaving Banks) (1 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 2




17. 2 Random Row Read (Interleaving Banks) (2 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 3




18.1 Random Row Write (Interleaving Banks) (1 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 2




18.2 Random Row Write (Interleaving Banks) (2 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 3




19.1 Precharge Termination of a Burst (1 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 2




19.2 Precharge Termination of a Burst (2 of 2)

Burst Length = 4, 8, $\overline{CAS}$ Latency = 3




20.1 Full Page Read Cycle (1 of 2)

Burst Length = Full Page, $\overline{CAS}$ Latency = 2




20.2 Full Page Read Cycle (2 of 2)

Burst Length = Full Page, $\overline{CAS}$ Latency = 3




21.1Full Page Write Cycle (1 of 2)

Burst Length = Full Page, $\overline{CAS}$ Latency = 2



21.2 Full Page Write Cycle (2 of 2)

Burst Length = Full Page, $\overline{CAS}$ Latency = 3



Complete List of Operation Commands

SDRAM Function Truth Table

CURRENT STATE[1]	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BS	Addr	ACTION
Idle	H	X	X	X	X	X	NOP or Power Down
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	RA	Row (&Bank) Active; Latch Row Address
	L	L	H	L	BS	AP	NOP[4]
	L	L	L	H	X	X	Auto-Refresh or Self-Refresh[5]
	L	L	L	L	Op-	Code	Mode reg. Access[5]
Row Active	H	X	X	X	X	X	NOP
	L	H	H	X	X	X	NOP
	L	H	L	H	BS	CA,AP	Begin Read; Latch CA; DetermineAP
	L	H	L	L	BS	CA,AP	Begin Write; Latch CA; DetermineAP
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	Precharge
	L	L	L	X	X	X	ILLEGAL
Read	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,AP	Term Burst, New Read, DetermineAP[3]
	L	H	L	L	BS	CA,AP	Term Burst, Start Write, DetermineAP[3]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	Term Burst, Precharge
	L	L	L	X	X	X	ILLEGAL
Write	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,AP	Term Burst, Start Read, DetermineAP[3]
	L	H	L	L	BS	CA,AP	Term Burst, New Write, DetermineAP[3]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	Term Burst, Precharge[3]
	L	L	L	X	X	X	ILLEGAL
Read with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	H	BS	X	ILLEGAL[2]
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL

SDRAM Function Truth Table (continued)

CURRENT STATE[1]	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BS	Addr	ACTION
Write	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
with	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
Auto	L	H	H	L	BS	X	ILLEGAL[2]
Precharge	L	H	L	H	BS	X	ILLEGAL[2]
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL
Precharging	H	X	X	X	X	X	NOP;> Idle after tRP
	L	H	H	H	X	X	NOP;> Idle after tRP
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	NOP[4]
	L	L	L	X	X	X	ILLEGAL
Row	H	X	X	X	X	X	NOP;> Row Active after tRCD
Activating	L	H	H	H	X	X	NOP;> Row Active after tRCD
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL
Write	H	X	X	X	X	X	NOP
Recovering	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL
Refreshing	H	X	X	X	X	X	NOP;> Idle after tRC
	L	H	H	H	X	X	NOP;> Idle after tRC
	L	H	H	L	X	X	ILLEGAL
	L	H	L	X	X	X	ILLEGAL
	L	L	H	X	X	X	ILLEGAL
	L	L	L	X	X	X	ILLEGAL
Mode	H	X	X	X	X	X	NOP
Register	L	H	H	H	X	X	NOP
	L	H	H	L	X	X	ILLEGAL
Accessing	L	H	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	ILLEGAL

Clock Enable (CKE) Truth Table:

STATE(n)	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	ACTION
Self-Refresh[6]	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	H	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)
Power-Down	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	H	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Low-Power Mode)
All. Banks Idle[7]	H	H	X	X	X	X	X	Refer to the function truth table
	H	L	H	X	X	X	X	Enter Power- Down
	H	L	L	H	H	H	X	Enter Power- Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	X	X	ILLEGAL
	H	L	L	L	L	H	X	Enter Self-Refresh
	H	L	L	L	L	L	X	ILLEGAL
	L	L	X	X	X	X	X	NOP

Abbreviations:

RA = Row Address of Bank A CA = Column Address of Bank A BS = Bank Address

RB = Row Address of Bank B CB = Column Address of Bank B AP = Auto Precharge


RC = Row Address of Bank C CC = Column Address of Bank C

RD = Row Address of Bank D CD = Column Address of Bank D

Notes for SDRAM function truth table:

1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (andAP).
5. Illegal if any bank is not Idle.
6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
8. Must be legal command as defined in the SDRAM function truth table.

Package Diagram 54 PINS TSOP II



Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
A	–	–	1.20	–	–	0.047
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.25	–	0.45	0.010	–	0.018
b1	0.25	0.35	0.40	0.010	0.014	0.016
c	0.12	–	0.21	0.005	–	0.008
c1	0.10	0.127	0.16	0.004	0.005	0.006
D	22.22 BSC			0.875 BSC		
E	11.76 BSC			0.463 BSC		
E1	10.16 BSC			0.400 BSC		
L	0.40	0.50	0.60	0.016	0.020	0.024
L1	0.80 REF			0.031 REF		
e	0.80 BSC			0.031 BSC		
θ	0°	–	10°	0°	–	10°

PART NUMBERING SYSTEM

AS4C	4M16SC	6	T	I	N	XX
DRAM	4M16=4M x 16 S=SDRAM C=C die	6=166 MHz	T=TSOP	I=Industrial temp -40°C~ 85°C	Indicates Pb and Halogen Free	Packing Type None:Tray TR:Reel



Alliance Memory, Inc.
12815 NE 124th Street Suite D
Kirkland, WA 98034
Tel: 425-898-4456
Fax: 425-896-8628
www.alliancememory.com

Copyright © Alliance Memory
All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.