

Revision History 8Gb(x16) ,16Gb(x16) LPDDR4x 200ball FBGA PACKAGE

Revision	Details	Date
Rev 1.0	Initial Release	Sept. 2025

1. KEY FEATURE

- •Double-data rate architecture; two data transfers per clock cycle
- •Bidirectional data strobes (DQS_t, DQS_c), These are transmitted/received with data to be used in capturing data at the receiver
- •Differential clock inputs (CK t and CK c)
- •Differential data strobes (DQS_t and DQS_c)
- •Commands & addresses entered positive CK edges; data and data mask referenced to both edges of DQS
- 1channel composition per die
- •8 internal banks for each channel
- •DMI Pin : DBI (Data Bus Inversion) when normal write and read operation, Data mask (DM) for masked write when DBI off
- Counting # of DQ's 1 for masked write when DBI on
- •Burst Length: 16, 32 (OTF)
- Burst Type: Sequential
- •Read & Write latency : Refer to Table 62 LPDDR4X AC Timing Table
- •Auto Precharge option for each burst access
- Configurable Drive Strength
- Refresh and Self Refresh Modes
- •Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- •Internal VREF and VREF training
- FIFO based write/read training
- •MPC (Multi Purpose Command)
- •LVSTLE (Low Voltage Swing Terminated Logic Extension) IO
- •VDD1/VDD2/VDDQ: 1.8V/1.1V/0.6V
- VSSQ Termination
- No DLL: CK to DQS is not synchronized
- •Edge aligned data output, write training for data input center align

2 Ordering Information


Part No.	Density	Org.	Package	Temperature	Max Frequency
AS4C512M16MD4VA-046BIN	8Gb (SDP)	4.140	10x15x1.0T(Max), 200-FBGA	Tc = -40 ~ 85°C	2133MHz
AS4C1G16MD4VA-046BIN	16Gb (DDP)	1ch x16	10x15x1.0T(Max), 200-FBGA	Tc = -40 ~ 85°C	2133MHz

Confidential -2 / 103- Rev.1.0 Sept. 2025




3. PACKAGE BLOCK DIAGRAM

3.1 Single Die, Single Channel Package (x16 I/O)




3.2 Dual Die, Single Channel Package (x16 I/O)



Confidential -3 / 103- Rev.1.0 Sept. 2025

4. PACKAGE DIMENSION & PIN DESCRIPTION

4.1 Package Dimension 200Ball FBGA – 10mm x 15mm



Confidential -4 / 103- Rev.1.0 Sept. 2025



4.2 Ball Assignment_200Ball, Single Die, Single Channel (x16 I/O)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	DNU	DNU	VSS	VDD2	ZQ0			NC	VDD2	vss	DNU	DNU
В	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ			VDDQ	DQ15_A	VDDQ	DQ8_A	DNU
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_t_A	VSS	VDDQ			VDDQ	VSS	DQS1_t_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_c_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_c_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2			VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT_CA_A	VSS	VDD1	VSS			VSS	VDD1	VSS	NC	VSS
н	VDD2	CA0_A	NC	CS0_A	VDD2			VDD2	CA2_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	VSS	CKE0_A	NC			CK_t_A	CK_c_A	vss	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
L M						ı						
N	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
P	VSS	NC	VSS	NC	NC			NC	NC	VSS	NC	VSS
R	VDD2	NC	NC	NC	VDD2			VDD2	NC	NC	NC	VDD2
Т	VSS	NC	VSS	VDD1	VSS			VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	NC	VDDQ	NC	VDD2			VDD2	NC	VDDQ	NC	VDD1
V	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
W	VDDQ	VSS	NC	VSS	VDDQ			VDDQ	VSS	NC	VSS	VDDQ
Υ	VSS	NC	NC	NC	vss			VSS	NC	NC	NC	VSS
AA	DNU	NC	VDDQ	NC	VDDQ			VDDQ	NC	VDDQ	NC	DNU
AB	DNU	DNU	VSS	VDD2	VSS			VSS	VDD2	VSS	DNU	DNU
	1	2	3	4	5	6	7	8	9	10	11	12

Confidential -5 / 103- Rev.1.0 Sept. 2025



4.3 Ball Assignment_200Ball, Dual Die, Single Channel (x16 l/O)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	DNU	DNU	VSS	VDD2	ZQ0			ZQ1	VDD2	VSS	DNU	DNU
В	DNU	DQ0_A	VDDQ	DQ7_A	VDDQ			VDDQ	DQ15_A	VDDQ	DQ8_A	DNU
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_t_A	VSS	VDDQ			VDDQ	VSS	DQS1_t_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_c_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_c_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2			VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT_CA_A	VSS	VDD1	VSS			VSS	VDD1	VSS	NC	VSS
Н	VDD2	CA0_A	CS1_A	CS0_A	VDD2			VDD2	CA2_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	vss	CKEO_A	CKE1_A			CK_t_A	CK_c_A	vss	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
L M						ı	,					
N	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
Р	VSS	NC	VSS	NC	NC			NC	NC	VSS	NC	VSS
R	VDD2	NC	NC	NC	VDD2			VDD2	NC	NC	NC	VDD2
Т	VSS	NC	VSS	VDD1	VSS			VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	NC	VDDQ	NC	VDD2			VDD2	NC	VDDQ	NC	VDD1
٧	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
W	VDDQ	vss	NC	VSS	VDDQ			VDDQ	vss	NC	VSS	VDDQ
Υ	VSS	NC	NC	NC	VSS			VSS	NC	NC	NC	VSS
AA	DNU	NC	VDDQ	NC	VDDQ			VDDQ	NC	VDDQ	NC	DNU
AB	DNU	DNU	VSS	VDD2	vss	•		VSS	VDD2	vss	DNU	DNU
	1	2	3	4	5	6	7	8	9	10	11	12

Confidential -6 / 103- Rev.1.0 Sept. 2025



4.4 Pin Description

[Table 1] Pad Definition ad Description

Symbol	Туре	Description
CK_t_A, CK_c_A	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command and control input signals are sampled on positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to clock.
CKE0_A, CKE1_A	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is sampled at the rising edge of CK.
CS0_A, CS1_A	Input	Chip select: Considered part of the command code and is sampled on the rising edge of CK.
CA[5:0]_A,	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
ODT_CA_A,	Input	CA ODT control: The ODT_CA pin is ignored by LPDDR4X devices. CA ODT is fully controlled through MR11 and MR22. The ODT_CA pin shall be connected to a valid logic level.
DQ[15:0]_A,	I/O	Data input/output: Bidirectional data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A,	I/O	Data strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The data strobe is generated by the DRAM for a READ and is edge-aligned with data. The data strobe is generated by the SoC memory controller for a WRITE and is trained to precede data. Each byte of data has a data strobe signal pair.
DMI[1:0]_A,	I/O	Data mask/Data bus inversion: DMI is a dual use bi-directional signal used to indicate data to be masked, and data which is inverted on the bus. For data bus inversion(DBI), the DMI signal is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. DBI can be disabled via a mode register setting. For data mask, the DMI signal is used in combination with the data lines to indicate data to be masked in a MASK WRITE command (see the Data Mask (DM) and Data Bus Inversion (DBI) sections for details). The data mask function can be disabled via a mode register setting. Each byte of data has a DMI signal.
ZQ0, ZQ1	Reference	ZQ calibration reference: Used to calibrate the output drive strength and the termination resistance. The ZQ pin shall be connected to VDDQ through a $240\Omega\pm1\%$ resistor.
VDDQ, VDD1, VDD2	Supply	Power supplies: Isolated on the die for improved noise immunity.
VSS	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	Reset: When asserted LOW, the RESET pin resets all channels of the die.
DNU	-	Do not use: Do not connect.
NC	-	No connect : Not internally connected.

Confidential -7 / 103- Rev.1.0 Sept. 2025



5. FUNCTIONAL DESCRIPTION

LPDDR4X-SDRAM is a high-speed synchronous DRAM device internally configured with 1 channel. Single-channel is comprised of 8-banks with from 1Gb to 16Gb per channel density. The configuration for channel density that is greater than 16Gb is still TBD¹).

This device contains the following number of bits:

Single-channel SDRAM devices contain the following number of bits:

8Gb has 8,589,934,592 bits

LPDDR4X devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4X SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4X SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4X SDRAM must be initialized. The following section provides detailed information covering device initialization, reg- ister definition, command description and device operation.

5.1 LPDDR4X SDRAM Addressing

[Table 2] LPDDR4X SDRAM x16 mode Addressing for Single Channel SDRAM Device

Mer	nory Density	8Gb(512M x16)	16Gb(1G x 16)	
Memory Density (per Die)	8Gb	8Gb, Dual Dies	
Configuration		64Mb x 16DQ x 8 banks x 1 channels	64Mb x 16DQ x 8 banks x 1 channel x 2cs	
Number of Channels		1	1	
Number of Banks (per ch	annel)	8	8	
Array Pre-Fetch (bits, per	channel)	256	256	
Number of Rows (per Ch	annel)	65,536	65,536	
Number of Columns (fetc	h boundaries)	64	64	
Page Size (Bytes)		2048	2048	
Channel Density		8,589,934,592	17,179,869,184	
Total Density		8,589,934,592	17,179,869,184	
Bank Addresses		BA0-BA2	BA0-BA2	
x16	Row Addresses ²⁾	R0-R15	R0-R15	
	Column Addresses 1), 2)	C0-C9	C0-C9	
Burst Starting Address Bo	oundary	64 - bit	64 - bit	

NOTE:

¹⁾ The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.

²⁾ Row and Column Address values on the CA bus that are not used for a particular density is required to at valid logic levels.



5.2 Simplified LPDDR4X State Diagram

LPDDR4X-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification. The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks. For the command definition, see datasheet of [Command Definition & Timing Diagram].




Figure 1. LPDDR4X: Simplified Bus Interface State Diagram-1

Confidential -9 / 103- Rev. 1.0 Sept. 2025






Figure 2. LPDDR4X: Simplified Bus Interface State Diagram -2

NOTE:

- 1) From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2) In IDLE state, all banks are precharged.
- 3) In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 4) In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 5) This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- 6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7) The RESET_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET_n.

Confidential -10 / 103- Rev. 1.0 Sept. 2025



5.3 Mode Register Definition

5.3.1 Mode Register Assignment and Definition in LPDDR4X SDRAM

[Table 3] shows the mode registers for LPDDR4X SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

[Table 3] Mode Register Assignment in LPDDR4X SDRAM

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0	
0	00 _H	Device Info.	R	CATR	(RFU)	Single ended mode	RZ	ZQI	(R	RFU) Refresh mode		
				RPST0		nWR0		RD- PRE0	WR- PRE0			
1	01 _H	Device Feature 1	W	RPST1		nWR1		RD- PRE1	WR- PRE1	В	L	
2	02 _H		w	WRLev	WL Select0		WL0		RL0			
		Device Feature 2			WL Select1		WL1					
3	03 _H	I/O Configuration-1	w	DBI-WR0	DBI-RD0 DBI-RD1		PDDS0 PDDS1		PPR Pro- tection		PU-CAL0	
4	04 _H	Refresh Rate	R/W	TUF	Therma	al Offset PPRE		SR Abort	F	Refresh Rate		
5	05 _H	Basic Configuration-1	R			LI	PDDR4X M	anufacture	r ID			
6	06 _H	Basic Configuration-2	R				Revisi	on ID-1				
7	07 _H	Basic Configuration-3	R				Revisi	on ID-2				
8	08 _H	Basic Configuration-4	R	1/0	width	Density				Ту	ре	
9	09 _H	Test Mode	W			V	endor Spec	cific Test R	egister			
10	0A _H	IO Calibration	W				(RFU)				ZQ- RESET	
11	0B _H	ODT Feature	w	(RFU)		CA ODTO		(RFU)		DQ ODT0		
		-		(- /	VR-CA0	CA ODT1			VREF0(ca)			
12	0CH	VREF(ca) Setting/Range	R/W	(RFU)	VR-CA1				F1(ca)			
13	0D _H	CBT,RPT,VRO,VRCG, RRO, DM_DIS,FSP- WR,FSP-OP	w	FSP-OP	FSP-WR	DM_DIS	RRO	VRCG	VRO	RPT	СВТ	
		VREF(dq) Setting/Range		(RFU)	VR-DQ0			V_{RE}	F0(DQ)			
14	0E _H	VICEI (uq) Setting/INarige	R/W	(RFU)	VR-DQ1			V_{RE}	F1(DQ)			
15	0F _H	Lower-Byte Invert for DQ Calibration	W		L	ower-Byte	Invert Regis	ster for DQ	Calibration			
16	10 _H	PASR_Bank	W				PASR B	ank Mask				
17	11 _H	PASR_Segment	W				PASR Seg	ment Mask	(
18	12 _H	IT-LSB	R	DQS Oscillator Count-LSB								
19	13 _H	IT-MSB	R	DQS Oscillator Count-MSB								
20	14 _H	Upper-Byte Invert for DQ Calibration	W	Upper-Byte Invert Register for DQ Calibration								
21	15 _H	Low Speed CA Buffer	W	(R	(RFU) Speed (RFU) CA buffer							
22	16 _H	ODT Feature	w	(R	FU)	ODT- CA0	ODT- CS0	ODT- CK0	SoC ODT0			
						ODT- CA1	ODT- CS1	ODT- CK1		SoC ODT1		

Confidential -11 / 103- Rev. 1.0 Sept. 2025



[Table 3] Mode Register Assignment in LPDDR4X SDRAM

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
23	17 _H	DQS interval timer run time	W			DQS ir	nterval time	er run time	setting		
24	18 _H	RFU	N/A		(RFU)						
25	19 _H	PPR Resource	R	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0
26:29	1A _H : 1D _H	RFU	N/A			R	eserved fo	r Future U	se		
30	1E _H	Reserved for Testing	N/A			Reserved	for Testing	g-SDRAM	will ignore		
31	1F _H	RFU	N/A				(RI	FU)			
32	20 _H	DQ Calibration Pattern A	W		DQ Calibration Pattern "A" (default = 5AH)						
33:38	21 _H ~26 _H	(Do Not Use)	NA				Do No	ot Use			
39	27 _H	Reserved for Testing	N/A			Reserved	for Testing	g-SDRAM	will ignore		
40	28 _H	DQ Calibration Pattern B	W		Г	OQ Calibra	ition Patte	rn "B" (defa	ault = 3CH)	
41:47	29 _H ~2F _H	(Do Not Use)	NA				Do No	ot Use			
48:50	30 _H ~32 _H	RFU	NA	(RFU)							
51	33 _H	Single Ended RDQS, WDQS, CLK	W		(RF	=U)		Single ended Clock	Single ended WDQS	Single ended RDQS	(RFU)
52:63	34 _H ~3F _H	RFU	NA	(RFU)							

Applied when FSP = 0
Applied when FSP = 1

NOTE:

- 1) RFU bits shall be set to '0' during writes.
- 2) RFU bits shall be read as '0' during reads.
- 3) All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall be toggled.
- 4) All mode registers that are specified as RFU shall not be written.
- 5) Writes to read-only registers shall have no impact on the functionality of the device.

Confidential -12 / 103- Rev.1.0 Sept. 2025



$MR0_Device Information (MA<7:0> = 00_H) :$

I	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	CATR	(RFU)	Single ended mode	RZ	<u>'</u> QI	(RI	-U)	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode		OP[0]	0_B: Both legacy & modified refresh mode supported1_B: Only modified refresh mode supported	
RZQI (Built-in Self-Test for RZQ)	Read-only	OP[4:3]	 00_B: RZQ self-test not supported 01_B: ZQ-pin may connect to V_{SSQ} or float 10_B: ZQ-pin may short to V_{DDQ} 11_B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to V_{SSQ} or float, nor short to V_{DDQ}) 	1,2,3,4
Single ended mode		OP[5]	0_B: No support for Single ended mode1_B: Supports for Single ended mode	6
CATR (CA Terminating Rank)		OP[7]	0_B: CA for this rank is not terminated1_B: Vendor specific	5

NOTE

- 1) RZQI MR value, if supported, will be valid after the following sequence:
 a. Completion of MPC ZQCAL Start command to either channel.
 b. Completion of MPC ZQCAL Latch command to either channel then t_{ZQLAT} is satisfied.

RZQI value will be lost after Reset.

2) If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01_B. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01_B or $OP[4:3] = 10_B \text{ might}$

indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

- 3) In the case of possible assembly error, the LPDDR4X-SDRAM device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the device may not function as intended.

 4) In ZQ self-test returns OP[4:3] = 11_B, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the
- ZQ resistor value or that

the ZQ resistor tolerance meets the specified limits (i.e., 240- Ω +/- 1%).

- 5) CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the ven- dor device datasheet for details.
- 6) Support for Single Ended Mode is optional. If supported, Single ended Write DQS, Read DQS and CK can be enabled in MR51.

Confidential -13 / 103-Rev.1.0 Sept. 2025



MR1 Device Feature 1 (MA<7:0> = 01_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RPST	n	WR (for AF	?)	RD-PRE	WR-PRE	В	BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	00 _B : BL=16 Sequential (default) 01 _B : BL=32 Sequential 10 _B : BL=16 or 32 Sequential (on-the-fly) All others: Reserved	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	0 _B : Reserved 1 _B : WR Pre-amble = 2×tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 _B : RD Pre-amble = Static (default) 1 _B : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto-Precharge com- mands)	Write-only	OP[6:4]	000 _B : nWR = 6 (default) 001 _B : nWR = 10 010 _B : nWR = 16 011 _B : nWR = 20 100 _B : nWR = 24 101 _B : nWR = 30 110 _B : nWR = 34 111 _B : nWR = 40	2,5,6
RPST (RD Post-Amble Length)		OP[7]	0 _B : RD Post-amble = 0.5×tCK (default) 1 _B : RD Post-amble = 1.5×tCK	4,5,6

NOTE:

- 1) Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
- 2) The programmed value of nWR is the number of clock cycles the LPDDR4X-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See "Read and Write Latencies" later in this section.
- 3) For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the Read Preamble and Postamble section in Operation timing for a drawing of each type of pre-amble
- 4) OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be read from with an MRR command to this MR address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7) Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

[Table 4] Read and Write Latencies for x16 mode

Read Late	ncy [nCK]	Write Late	ncy [nCK]	nWR	nRTP	Lower Clock	Upper Clock	
No DBI	w/ DBI	Set "A"	Set "B"	[nCK]	[nCK]	Frequency Limit [MHz] (Greater than)	Frequency Limit [MHz] (Same or less than)	Notes
6	6	4	4	6	8	10	266	
10	12	6	8	10	8	266	533	
14	16	8	12	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	1,2,3,4,5,6
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	

NOTE:

- 1) The LPDDR4X-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2) DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0B, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1B, then the "w/DBI" column should be used for Read Latency.
- 3) Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0B, then Write Latency Set "A" should be used. When MR2 OP[6]=1B, then Write Latency Set "B" should be used.
- 4) The programmed value of nWR is the number of clock cycles the LPDDR4X-SDRAM device uses to determine the starting point of an internal Precharge operation after a Wr
- ite burst with AP (auto precharge). It is determined by RU(tWR/tCK).

 5) The programmed value of nRTP is the number of clock cycles the LPDDR4X-SDRAM device uses to determine the starting point of an internal Precharge operation after a R ead burst with AP (auto precharge). It is determined by RU(tRTP/tCK).
- 6) nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.



[Table 5] Burst Sequence for READ

BI.	ВТ	C4	C3	C2	C1	CO										Bur	st C	ycle	Nu	umb	er a	ınd	Bur	st A	Addı	ress	Se	que	nce)								
BL	ы	C4	CS	CZ		CU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		٧	0 _B	0 _B	0 _B	0 _B	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F																
1		V	0 _B	1 _B	0 _B	0 _B	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
16	seq	V	1 _B	0 _B	0 _B	0 _B	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7																
		V	1 _B	1 _B	0 _B	0 _B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0 _B	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F				
		0 _B	0 _B	1 _B	0 _B	0 _B	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0 _B	1 _B	0 _B	0 _B	0 _B	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
		0 _B	1 _B	1 _B	0 _B	0 _B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	seq	1 _B	0 _B	0 _B	0 _B	0 _B	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
		1 _B	0 _B	1 _B	0 _B	0 _B	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3
		1 _B	1 _B	0 _B	0 _B	0 _B	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1 _B	1 _B	1 _B	0 _B	0 _B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α	В

- 1) CO-C1 are assumed to be '0', and are not transmitted on the command bus. 2) The starting burst address is on 64-bit (4n) boundaries.

[Table 6] Burst Sequence for Write

BI	вт	C4	С3	C2	C1	CO			Burst Cycle Number and Burst Address Sequence																													
		Ŭ.			.		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	seq	٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F																
32	seq	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

- NOTE:
 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus.
 2) The starting address is on 256-bit (16n) boundaries for Burst length 16.
 3) The starting address is on 512-bit (32n) boundaries for Burst length 32.
 4) C2-C3 shall be set to '0' for all Write operations.



MR2_Device Feature 2 (MA<7:0> = 02_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
WR	WLS	WL				RL	
Lev							

Function	Register Type	Operand	Data	Notes
			RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0 _B) 000 _B : RL=6, nRTP=8 (Default)	
			001 _B : RL=10, nRTP=8 010 _B : RL=14, nRTP=8	
			011 _B : RL=20, nRTP=8	
			100 _B : RL=24, nRTP=10	
			101 _B : RL=28, nRTP=12	
			110 _B : RL=32, nRTP=14	
RL			111 _B : RL=36, nRTP=16	
(Read latency)		OP[2:0]	RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1 _B)	1,3,4
			000 _B : RL= 6, nRTP=8	
			001 _B : RL= 12, nRTP=8	
			010 _B : RL= 16, nRTP=8	
			011 _B : RL= 22, nRTP=8	
			100 _B : RL= 28, nRTP=10	
			101 _B : RL= 32, nRTP=12	
			110 _B : RL= 36, nRTP=14	
			111 _B : RL= 40, nRTP=16	
	Write-only		WL Set "A" (MR2 OP[6]=0 _B) 000 _B : WL=4 (Default) 001 _B : WL=6	
			010 _B : WL=8	
			011 _B : WL=10	
			100 _B : WL=12	
			101 _B : WL=14	
			110 _B : WL=16	
			111 _B : WL=18	
WL (Write latency)		OP[5:3]		1,3,4
(White lateriey)			WL Set "B" (MR2 OP[6]=1 _B)	
			000 _B : WL=4 (Default)	
			001 _B : WL=8	
			010 _B : WL=12	
			011 _B : WL=18	
			100 _B : WL=22	
			101 _B : WL=26	
			110 _B : WL=30	
			111 _B : WL=34	
WLS		ODIGI	0 _B : WL Set "A" (default)	
(Write latency set)		OP[6]	1 _B : WL Set "B"	1,3,4
WR Leveling		OP[7]	0 _B : Disabled (default)	
		<u> </u>	1 _B : Enabled	2

NOTE:

- 1) See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- 2) After a MRW to set the Write Leveling Enable bit (OP[7]=1_B), the LPDDR4X-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0_B). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



MR3_I/O Configuration 1 (MA<7:0> = 03_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DBI-WR	DBI-RD		PDDS		PPRP	WRPST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)		OP[0]	0 _B : V _{DDQ} ×0.6 1 _B : V _{DDQ} ×0.5 (default)	1,4
WR PST (WR Post-Amble Length)		OP[1]	0_B: WR Post-amble = 0.5×tCK (default)1_B: WR Post-amble = 1.5×tCK (Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0_B: PPR protection disabled (default)1_B: PPR protection enabled	6
PDDS (Pull-Down Drive Strength)	Write-only	OP[5:3]	000 _B : RFU 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 (default) 111 _B : Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0_B: Disabled (default)1_B: Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	2,3

NOTE:

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point ignored by the device, and may be changed without affecting device operation.

 4) For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
- 5) Refer to the supplier data sheet for vender specific function. 1.5×tCK apply > 1.6GHz clock.
- 6) If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset. MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].



MR4_Refresh rate (MA<7:0> = 04_H)

I	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	TUF	Therma	al Offset	PPRE	SR Abort	F	Refresh Rat	e

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read-only	OP[2:0]	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4x refresh 010 _B : 2x refresh 011 _B : 1x refresh (default) 100 _B : 0.5x refresh 101 _B : 0.25x refresh, no de-rating 110 _B : 0.25x refresh, with de-rating 111 _B : SDRAM High temperature operating limit exceeded	1,2,3,4 7,8,9
SR Abort (Self Refresh Abort)	Write-only	OP[3]	0 _B : Disable (default) 1 _B : Enable	9,11
PPRE (Post-package repair entry/exit)	Write-only	OP[4]	0 _B : Exit PPR mode (default) 1 _B : Enter PPR mode	5,9
Thermal Offset (Vender Specific Func- tion)	Write-only	OP[6:5]	00 _B : No offset, 0~5°C gradient (default) 01 _B : 5°C offset, 5~10°C gradient 10 _B : 10°C offset, 10~15°C gradient 11 _B : Reserved	10
TUF (Temperature Update Flag)	Read-only	OP[7]	0_B: No change in OP[2:0] since last MR4 read (default)1_B: Change in OP[2:0] since last MR4 read	6,7,8

NOTE:

- 1) The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011_B corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1_B, the device temperature is greater than 85°C
- 2) At higher temperatures (>85°C), AC timing derating may be required. If derating is required the LPDDR4X-SDRAM will set OP[2:0]=110_B. See derating timing requirements in the AC Timing section.
- 3) DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval request ed by their device.
- 4) The device may not operate properly when OP[2:0]=000_B or 111_B.
- 5) Post-package repair can be entered or exited by writing to OP[4].
- 6) When OP[7]=1_B, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
- 7) OP[7]=0_B at power-up. OP[2:0] bits are valid after initialization sequence (Te).
- 8) See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.
- 9) OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
- 10) Refer to the supplier data sheet for vender specific function.
- 11) Self refresh abort feature is available for higher density devices starting with 12Gb device.

MR5_Basic Configuration 1 (MA<7:0> = 05_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		LP	DDR4X Ma	anufacturer	ID		

Function	Register Type	Operand	Data	Notes
LPDDR4X Manufacturer ID	Read-only	OP[7:0]	0000 0001 _B	

MR6_Basic Configuration 2 (MA<7:0> = 06_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID-1								

Function	Register Type	Operand	Data	Notes
LPDDR4X Revision ID-1	Read-only	OP[7:0]	0000 1000 _B : I-version	1

NOTE:

1) MR6 is vendor specific.



MR7_Basic Configuration 3 (MA<7:0> = 07_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID-2								
			1 (0 1)010	511 1D L				

Function	Register Type	Operand	Data	Notes
LPDDR4X Revision ID-2	Read-only	OP[7:0]	0000 0000 _B	1

NOTE:

MR8_Basic Configuration 4 (MA<7:0> = 08_H):

I	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	I/O v	vidth		Der	nsity		Ту	ре

Function	Register Type	Operand	Data	Notes
			00 _B : LPDDR4 S16 SDRAM (16n pre-fetch) Standard VDDQ(1.1V) only	
Туре		OP[1:0]	10 _B : LPDDR4X S16 SDRAM (16n pre-fetch) LOW VDDQ(0.6V) support only	
			All Others: Reserved	
			0000 _B : 2Gb single channel die	
			0001 _B : 3Gb single channel die	
Density			0010 _B : 4Gb single channel die	
	Read-only	OP[2:3]	0011 _B : 6Gb single channel die	
	Nead-only		0100 _B : 8Gb single channel die	
			0101 _B : 12Gb single channel die	
			0110 _B : 16Gb single channel die	
			All Others: Reserved	
I/O width		OP[7:6]	00 _B : x16 (perchannel)	
I/O WIGHT		OF[7.0]	All Others : Reserved	

MR9_Test Mode (MA<7:0> = 09_{H}):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Vendor-specific Test Register									

NOTE:

MR10_IO Calibration (MA<7:0> = $0A_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			(RFU)				ZQ- Reset

Function	Register Type	Operand	Data	
ZQ-Reset	Write-only	l OPINI	0 _B : Normal Operation (Default) 1 _B : ZQ Reset	1,2

NOTE :

1) See ZQCal Timing Parameters for calibration latency and timing in AC Timing table.

Confidential -19 / 103- Rev.1.0 Sept. 2025

¹⁾ MR7 is vendor specific.

¹⁾ Only 00_H should be written to this register.

²⁾ If the ZQ-pin is connected to V_{DDQ} through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V_{SS}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.



MR11_ODT Feature (MA<7:0> = $0B_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)		CA ODT		(RFU)		DQ ODT	

Function	Register Type	Operand	Data	Notes
			000 _B : Disable (Default)	
DQ ODT (DQ Bus Receiver On- Die-Termination)			001 _B : RZQ/1	
			010 _B : RZQ/2	
			011 _B : RZQ/3	400
		OP[2:0]	100 _B : RZQ/4	1,2,3
			101 _B : RZQ/5	
			110 _B : RZQ/6	
			111 _B : RFU	
	Write-only		000 _B : Disable (Default)	
			001 _B : RZQ/1	
			010 _B : RZQ/2	
CA ODT (CA Bus Receiver On-		ODIO 41	011 _B : RZQ/3	400
Die-Termination)		OP[6:4]	100 _B : RZQ/4	1,2,3
Dio-Terrimation)			101 _B : RZQ/5	
			110 _B : RZQ/6	
			111 _B : RFU	

NOTE

- 1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature varv.
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

Confidential -20 / 103- Rev.1.0 Sept. 2025



$MR12_{V_{REF(CA)}}$ Setting/Range (MA<7:0> = 0C_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)	VR-CA			V_{REI}	F(CA)		

Function	Register Type	Operand	Data	Notes
V _{REF(CA)} (V _{REF(CA)} Setting)	Read/Write	OP[5:0]	000000 _B : Thru . 110010 _B : See table below All Others: Reserved	1,2,3,5 ,6
VR-CA (V _{REF(CA)} Range)			0 _B : V _{REF(CA)} Range[0] enabled 1 _B : V _{REF(CA)} Range[1] enabled (default)	1,2,4,5 ,6

NOTE:

- 1) This register controls the V_{REF(CA)} levels. Refer to Table 12, VREF Settings for Range[0] and Range[1] for actual voltage of VREF(CA).
- 2) A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- 3) A write to OP[5:0] sets the internal V_{REF(CA)} level for FSP[0] when MR13 OP[6]=0_B, or sets FSP[1] when MR13 OP[6]=1_B. The time required for V_{REF(CA)} to reach the set level depends on the step size from the current level to the new level. See the section on V_{REF(CA)} training for more information.
- 4) A write to OP[6] switches the LPDDR4X-SDRAM between two internal V_{REF(CA)} ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF(CA)} register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be i gnored by the device, and may be changed without affecting device operation.

[Table 7] V_{REF} Settings for Range[0] and Range[1]

ction Operand Range[0] Values (%of V _{DDQ})	Range[1] Values (%of V _{DDQ})	Notes
Per part of the property of th	Range[1] Values (%of V _{DDQ}) 000000 _B : 32.9% 011010 _B : 48.5% 0000010 _B : 33.5% 011011 _B : 49.1% 000010 _B : 34.7% 011100 _B : 49.7% 000100 _B : 35.3% 011110 _B : 50.3% (Default 000101 _B : 35.9% 011111 _B : 50.9% 000111 _B : 37.1% 100001 _B : 52.7% 001000 _B : 37.7% 100010 _B : 53.3% 001010 _B : 38.9% 100010 _B : 53.9% 001010 _B : 38.9% 100100 _B : 54.5% 001101 _B : 40.7% 100110 _B : 55.1% 001101 _B : 40.7% 100110 _B : 55.7% 001111 _B : 41.3% 100111 _B : 56.3% 001111 _B : 41.9% 101000 _B : 54.9% 010001 _B : 43.7% 101010 _B : 58.1% 010010 _B : 43.7% 101101 _B : 59.9% 010101 _B : 45.5% 101101 _B : 59.9% 010101 _B : 46.1% 101111 _B : 61.1% 010101 _B : 46.7% 110000 _B : 61.7% 011000 _B : 47.3% 100100 _B : 62.9%	

NOTE

- 1) These values may be used for MR12 OP[5:0] to set the V_{REF(CA)} levels in the LPDDR4X-SDRAM.
- 2) The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3) The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

Confidential -21 / 103- Rev. 1.0 Sept. 2025



$MR13_CBT,RPT,VRO,VRCG,RRO,DM_DIS,FSP-WR,FSP-OP(MA<7:0> = 0D_H)$:

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Train- ing)		OP[0]	0 _B : Normal Operation (default) 1 _B : Command Bus Training Mode Enabled	1
RPT (Read Preamble Train- ing Mode)		OP[1]	0 _B : Disable (default) 1 _B : Enable	
VRO (V _{REF} Output)		OP[2]	$egin{align*} \mathbf{0_B} \colon \text{Normal operation (default)} \\ \mathbf{1_B} \colon \text{Output the V}_{\text{REF(CA)}} \text{ and V}_{\text{REF(DQ)}} \text{ values on DQ bits} \\ \end{gathered}$	2
VRCG (V _{REF} Current Genera- tor)		OP[3]	 0_B: Normal operation (default) 1_B: V_{REF} fast response (high current) mode 	3
RRO (Refresh Rate Option)	- Write-only	OP[4]	0_B: Disable codes 001 and 010 in MR4 OP[2:0]1_B: Enable all codes in MR4 OP[2:0]	4,5
DMD (Data Mask Disable)		OP[5]	0_B: Data Mask Operation Enabled (default)1_B: Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0 _B : Frequency-Set-Point [0] (default) 1 _B : Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0 _B : Frequency-Set-Point [0] (default) 1 _B : Frequency-Set-Point [1]	8

NOTE:

- 1) A write to set OP[0]=1_B causes the LPDDR4X-SDRAM to enter the Command Bus training mode. When OP[0]=1_B and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0_B) and return to normal operation. See the Command Bus Training section for more information.
- 2) When set, the LPDDR4X-SDRAM will output the V_{REF(CA)} and V_{REF(DQ)} voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V REF levels. The DQ pins used for V_{REF} output are vendor specific.
- 3) When OP[3]=1B, the V_{REF} circuit uses a high-current mode to improve V_{REF} settling time.
- 4) MR13 OP[4] RRO bit is valid only when MR0 OP[0] = 1_B. For LPDDR4X devices with MR0 OP[0] = 0_B, MR4 OP[2:0] bits are not dependent on MR13 OP4.
- 5) When OP[4] = 0_B, only 001_B and 010_B in MR4 OP[2:0] are disabled. LPDDR4X devices must report 011_B instead of 001_B or 010_B in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
- 6) When enabled (OP[5]=0) data masking is enabled for the device. When disabled (OP[5]=1), masked write command is illegal. See LPDDR4X Data Mask (DM) and Data Bus Inversion (DBIdc) Function in operation timing datasheet.
- 7) FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V_{REF(CA)} Setting, V_{REF(CA)} Range, V_{REF(DQ)} Setting, V_{REF(DQ)} Range. For more information, refer to Frequency Set Point section in operations and timing spec.
- 8) FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V_{REF(CA)} Setting, V_{REF(CA)} Setting, V_{REF(DQ)} Setting, V_{REF(DQ)} Range. For more information, refer to Frequency Set Point section in operations and timing spec.

Confidential -22 / 103- Rev.1.0 Sept. 2025



$MR14_{V_{REF(DQ)}}$ Setting/Range (MA<7:0> = 0E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)	VR(DQ)			V_{REI}	F(DQ)		

Function	Register Type	Operand	Data	Notes
V _{REF(DQ)} (V _{REF(DQ)} Setting)	Read/Write	OP[5:0]	000000 _B : Thru . 110010 _B : See table below All Others: Reserved	1,2,3,5 ,6
$V_{REF(DQ)} \ (V_{REF(DQ)} Range)$		OP[6]	0 _B : V _{REF(DQ)} Range [0] enabled 1 _B : V _{REF(DQ)} Range [1] enabled (default)	1,2,4,5 ,6

NOTE:

- 1) This register controls the V_{REF(DQ)} levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(DQ)[1] may be selected by setting OP[6] appropriately.
- 2) A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
- 3) A write to OP[5:0] sets the internal V_{REF(DQ)} level for FSP[0] when MR13 OP[6]=0_B, or sets FSP[1] when MR13 OP[6]=1_B. The time required for V_{REF(DQ)} to reach the set level depends on the step size from the current level to the new level. See the section on V_{REF(DQ)} training for more information.
- 4) A write to OP[6] switches the LPDDR4X-SDRAM between two internal V_{REF(DQ)} ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF(DQ)} register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

[Table 8] VREF Settings for Range[0] and Range[1]

NOTE:

- 1) These values may be used for MR14 OP[5:0] to set the V_{REF(DQ)} levels in the LPDDR4X-SDRAM.
- 2) The range may be selected in the MR14 register by setting OP[6] appropriately.
- 3) The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.

Confidential -23 / 103- Rev. 1.0 Sept. 2025



MR15_Lower-Byte Invert for DQ Calibration (MA<7:0> = 0F_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I	Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: 0 _B : Do not invert 1 _B : Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0]=55 _H	1,2,3

NOTE :

[Table 9] MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

$MR16_PASR_Bank Mask (MA<7:0> = 010_H):$

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
PASR Bank Mask							

Function	Register Type	Operand	Data	Notes
Bank [7:0] Mask	Write-only	OP[7:0]	0 _B : Bank Refresh Enabled (default) : Unmasked 1 _B : Bank Refresh disabled : Masked	1

OP	Bank Mask	8-Bank SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

NOTE:

1) When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.

Confidential -24 / 103-Rev.1.0 Sept. 2025

¹⁾ This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.

²⁾ DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.

3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

²⁾ PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.



MR17_PASR Segment Mask (MA<7:0> = 011_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	PASR Segment Mask									

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 _B : Segment Refresh enabled (default) 1 _B : Segment Refresh disabled	

Segment	ОР	Segment Mask	2Gb per channel R13:11	3Gb per channel R14:12	4Gb per channel R14:12	6Gb per channel R15:13	8Gb per channel R15:13	12Gb per channel R16:14	16Gb per channel R16:14		
0	0	XXXXXXX1	000 _B								
1	1	XXXXXX1X		001 _B							
2	2	XXXXX1XX		010 _B							
3	3	XXXX1XXX				011 _B					
4	4	XXX1XXXX				100 _B					
5	5	XX1XXXXX	101 _B								
6	6	X1XXXXXX	110 _B	Not	110 _B	Not	110 _B	Not	110 _B		
7	7	1XXXXXXX	111 _B	Allowed	111 _B	Allowed	111 _B	Allowed	111 _B		

NOTE:

- 1) This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2) PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.
- 3) For 3Gb, 6Gb and 12Gb per channel densities, OP[7:6] must always be LOW (=00B).

$MR18_{IT}-LSB (MA<7:0> = 12_{H}) :$

Ī	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Ī	DQS Oscillator Count-LSB								

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 LSB DRAM DQS Oscillator Count	1,2,3

NOTE

- 1) MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

$MR19_{IT-MSB} (MA<7:0> = 13_{H}) :$

Ī	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
I	DQS Oscillator Count-MSB									

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

NOTE:

- 1) MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



MR20_Upper-Byte Invert for DQ Calibration (MA<7:0> = 14_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Upper-Byte Invert Register for DQ Calibration									

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane: 0 _B : Do not invert 1 _B : Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55 _H	1,2

NOTE:

- 1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
- 2) DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
- 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

[Table 10] MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

MR21_Low Speed CA Buffer (MA<7:0> = 015_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)	Low Speed CA buffer			(RFU)		

Function	Register Type	Operand	Data	Notes
Low Speed CA Buffer	Write-only	OPISI	0 _B : Normal CA Buffer (Default) 1 _B : Low Speed CA Buffer	1,2,3,4, 5,6,7

NOTE:

- 1) Support for the Low Speed CA Buffer feature enabled by MR21 OP[5] is optional. Refer to manufacturer data sheet for availability.
- 2) Low Speed CA Buffer feature can enable lower power for some manufacturers' designs. The maximum clock speed for this mode is vendor-specific, but is not above 800MHz. Refer to manufacturer data sheet for details.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 5) After completing all the other MRW commands to set the values besides MR21 OP[5] setting, MR21 OP[5] can be enabled to "High". Low Power CA Buffer cannot be enabled prior to full device initialization (completion of Step 9 in power up sequence).
- 6) Low speed CA buffer is allowed to be enabled only when CA ODT is disabled.
- 7) SDRAM not supporting Low Speed CA Buffer will ignore MR21 OP[5] setting.

Confidential -26 / 103- Rev.1.0 Sept. 2025



MR22_Register Information (MA<7:0> = 16_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)		ODT-CA	ODT-CS	ODT-CK		SoC ODT	

Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration)	Write-only	OP[2:0]	000 _B : Disable (Default) 001 _B : RZQ/1 (illegal if MR3 OP0=0 _B) 010 _B : RZQ/2 011 _B : RZQ/3 (illegal if MR3 OP0=0 _B) 100 _B : RZQ/4 101 _B : RZQ/5 (illegal if MR3 OP0=0 _B) 110 _B : RZQ/6 (illegal if MR3 OP0=0 _B)	1,2,3
ODT-CK		OP[3]	ODT bond PAD is ignored 0 _B : ODT-CK Enable (Default) 1 _B : ODT-CK Disable	2,3,4
ODT-CS		OP[4]	ODT bond PAD is ignored 0 _B : ODT-CS Enable (Default) 1 _B : ODT-CS Disable	2,3,4
ODT-CA		OP[5]	ODT bond PAD is ignored 0 _B : ODT-CA Enable (default) 1 _B : ODT-CA Disabled	2,3,4

NOTE:

- 1) All values are "typical".
- 2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

4) LPDDR4X device ignore ODT bond PAD.

[Table 11] DRAM PU strength & SoC ODT relation

VOH CAL		SoC ODT Value (MR22 OP[2:0])								
(MR3 OP0)		000 _B	001 _B	010 _B	011 _B	100 _B	101 _B	110 _B	111 _B	
0 _B	SoC ODT	Disable	illegal	RZQ/ 2=120ohm	illegal	RZQ/ 4=60ohm	illegal	illegal	RFU	
(VOH=VDDQ*3/5)	DRAM Pull-up	Default	N/A	RZQ/ 3=80ohm	N/A	RZQ/ 6=40ohm	N/A	N/A	RFU	
1 _B	SoC ODT	Disable	RZQ/ 1=240ohm	RZQ/ 2=120ohm	RZQ/ 3=80ohm	RZQ/ 4=60ohm	RZQ/ 5=48ohm	RZQ/ 6=40ohm	RFU	
(VOH=VDDQ/2)	DRAM Pull-up	Default	RZQ/ 1=240ohm	RZQ/ 2=120ohm	RZQ/ 3=80ohm	RZQ/ 4=60ohm	RZQ/ 5=48ohm	RZQ/ 6=40ohm	RFU	

A) There is no corresponding RZQ/x value for 001B,011B,101B,110B when MR3 OP0 = 0B to support 3/5 VDDQ VOH value.

Confidential -27 / 103- Rev.1.0 Sept. 2025



MR23_DQS Interval Timer Run Time (MA<7:0> = 17_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	DQS interval timer run time setting							

Function	Register Type	Operand	Data	Notes
		OP[7:0]	00000000 _B : DQS interval timer stop via MPC Command (Default)	
DQS interval timer run time Write-onl			00000001 _B : DQS timer stops automatically at 16 th clocks after timer start	
			0000010 _B : DQS timer stops automatically at 32 nd clocks after timer start	
			0000011 _B : DQS timer stops automatically at 48 th clocks after timer start	
	Write-only		00000100 _B : DQS timer stops automatically at 64 th clocks after timer start	1,2
			00111111 _B : DQS timer stops automatically at (63X16) th clocks after timer start	
			01XXXXXX _B : DQS timer stops automatically at 2048 th clocks after timer start	
			10XXXXXX _B : DQS timer stops automatically at 4096 th clocks after timer start	
			11XXXXXX _B : DQS timer stops automatically at 8192 nd clocks after timer start	

NOTE

- 1) MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000_B.
- 2) MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

$MR24_(RFU) (MA<7:0> = 18_H):$

Confidential -28 / 103- Rev.1.0 Sept. 2025



MR25_PPR Resources (MA<7:0> = 19_H):

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	0_B: PPR Resource is not available1_B: PPR Resource is available	

 $MR26-29_{RFU} (MA<7:0> = 1A_{H} - 1D_{H})$:

MR30_Reserved for Testing (MA<7:0> = $1E_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	Valid 0 or 1						

ĺ	Function	Register Type	Operand	Data	Notes
I	SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

NOTE

 $MR31_{RFU} (MA<7:0> = 1F_{H}):$

MR32_DQ Calibration Pattern A (MA<7:0>=20H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	DQ Calibration Pattern "A" (default = 5A _H)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	\mathbf{X}_B : An MPC command with OP[6:0]=1000011 _B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

MR33:38_(Do Not Use) (MA<7:0> = 21_{H} - 26_{H}):

MR39_Reserved for Testing (MA<7:0> = 27_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	Valid 0 or 1							

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

NOTE:

¹⁾ This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as fo r any other MR access command.

¹⁾ This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as fo r any other MR access command.



MR40_DQ Calibration Pattern B (MA<7:0>=28_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
DQ Calibration Pattern "B" (default = 3C _H)							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write-only	OP[7:0]	X_B : A default pattern "3C _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32,for more information.	1,2,3

- 1) The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27_H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111_B.
- 2) MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0]
- 3) The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].
 4) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

 $MR41:47_{Do Not Use}(MA<7:0> = 29_{H-}2F_{H}):$

 $MR48:50_{RFU}$ (MA<7:0> = 30_{H} - 32_{H}):

Confidential -30 / 103-Rev.1.0 Sept. 2025



MR51_Single Ended RDQS, WDQS, Clock (MA<7:0> = 33_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
				Single	Single	Single	
	(RFU)				ended	ended	(RFU)
				Clock	WDQS	RDQS	

Function	Register Type	Operand	Data	Notes
Single ended RDQS		OP[1]	0_B: Differential Read DQS (Default)1_B: Single ended Read DQS	1,2,3,4 ,5,
Single ended WDQS	Write-only	OP[2]	0 _B : Differential Write DQS (Default) 1 _B : Single ended Write DQS	1,2,3,4 ,6
Single ended Clock		OP[3]	0 _B : Differential Clock (Default), CK_t /CK_c 1 _B : Single ended Clock, Only CK_t	1,2,3,4 ,7

- NOTE:

 1) The Single-ended mode maximum speed is 800MHz.

 2) Device support for single ended mode features (MR51 OP[3:1]) is indicated in MR0 OP[5].
- 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 5) When single ended RDQS mode is enabled (MR51 OP[1] =1b), DRAM drives Read DQSB low or Hi-Z.
- 6) When single ended WDQS mode is enabled (MR51 OP[2] = 1_b), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement.
- 7) When single ended Clock mode is enabled (MR51 OP[3] =1b), CK_c is required to be the valid level required to be at a valid logic level. A valid CK_c signal will meet this

When DRAM is operating with single-ended mode, both CLKB and write DQSB shall be on "Low" state at all times whereas read DQSB is always on "Hi-Z" state. Refer to the table below.

		Differential Mode	Single-Ended Mode
CLK	CLK	Valid	Valid
CLK	CLKB	Valid	0
Write	DQS	Valid	Valid
DQS	DQSB	Valid	0
Read	DQS	Valid	Valid
DQS	DQSB	Valid	Hi-Z

 $MR52:63_{(RFU)} (MA<7:0> = 34_{H} - 3F_{H}) :$

Confidential -31 / 103-Rev.1.0 Sept. 2025



6. TRUTH TABLES

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4X device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue. CKE signal has to be held High when the commands listed in the command truth table input.

[Table 12] Command truth table

	SDR Com- mand Pins			SI	OR CA pins (6)					
SDRAM Command	cs	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes	
Deselect (DES)	L			Х			<u> </u>	R1	1,2	
Multi-Purpose Command	Н	L	L	L	L	L	OP6	R1	1,9	
(MPC)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2		
Precharge (PRE)	Н	L	L	L	L	Н	AB	R1	1224	
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4	
Refresh (REF)	Н	L	L	L	Н	L	AB	R1	1,2,3,4	
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4	
Self Refresh Entry (SRE)	Н	L	L	L	Н	Н	V	R1	1,2	
Sell Reliesh Entry (SRE)	L			V				R2	1,2	
\/\rito 1 (\/\D 1)	Н	L	L	Н	L	L	BL	R1	122670	
Write-1 (WR-1)	L	BA0	BA1	BA2	V	C9	AP	R2	1,2,3,6,7,9	
Self Refresh Exit (SRX)	Н	L	L	Н	L	Н	V	R1	1,2	
Sell Reliesh Exit (SRA)	L			V				R2	1,2	
Mask Write-1 (MWR-1)	Н	L	L	Н	Н	L	L	R1	1,2,3,5,6,9	
Mask Wille-1 (MWR-1)	L	BA0	BA1	BA2	V	C9	AP	R2		
RFU -	Н	L	L	Н	Н	Н	V	R1	1,2	
	L			V				R2	1,2	
Read-1 (RD-1)	Н	L	Н	L	L	L	BL	R1	1,2,3,6,7,9	
Neau-1 (ND-1)	L	BA0	BA1	BA2	V	C9	AP	R2		
CAS-2	Н	L	Н	L	L	Н	C8	R1		
(Write-2, Mask Write-2, Read-2, MRR-2, MPC)	L	C2	C3	C4	C5	C6	C7	R2	1,8,9	
,	Н	L	Н	L	Н	L	V	R1		
RFU	L							R2	1,2	
	Н	L	Н	L	Н	Н	V	R1		
RFU	L			V				R2	1,2	
Mode Register Write-1	Н	L	Н	Н	L	L	OP7	R1		
(MRW-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,11	
Mode Register Write-2	Н	L	Н	Н	L	Н	OP6	R1		
(MRW-2)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,11	
Mode Register Read-1	Н	L	Н	Н	Н	L	V	R1	4 0 40	
(MRR-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,12	
DE::	Н	L	Н	Н	Н	Н	V	R1		
RFU	L			V				R2	1,2	
A () 4 (1.07.1)	Н	Н	L	R12	R13	R14	R15	R1	40045	
Activate-1 (ACT-1)	L	BA0	BA1	BA2	V	R10	R11	R2	1,2,3,10	
A ('	Н	Н	Н	R6	R7	R8	R9	R1	4.15	
Activate-2 (ACT-2)	L	R0	R1	R2	R3	R4	R5	R2	1,10	

Confidential -32 / 103- Rev.1.0 Sept. 2025



NOTE:

All LPDDR4X commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.

"V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.

Bank addresses BA[2:0] determine which bank is to be operated upon.

AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't

AB HIGH during Preciarge of Refest Command indicates that command. CA5 must be driven LOW on first rising clock cycle (R1).
Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
AP "HIGH" during Write-1, Mask Write or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command must be issued first before issuing another Activate-2 command consecutively without any other command in between. Activate-1 command must be immediately followed by Activate-2 command.
MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing ACS-2 command.
MRR-1 command must be immediately followed by CAS-2 command.
MRR-1 command must be immediately followed by CAS-2 command.

Confidential -33 / 103-Rev.1.0 Sept. 2025



6.1 CKE Truth Tables

[Table 13] LPDDR4X: CKE Table 1), 2), 3), 4), 8)

Device Current State	CKE _{n-1}	CKE _n	Command n	Operation	Device Next State	Notes		
Active	L	L	X	Maintain Active Power Down	Active Power Down			
Power Down	L	Н	Deselect	Exit Active Power Down	Active	5,6		
Idle Power Down	L	L	Х	Maintain Idle Power Down	Idle Power Down			
Idle Fowel Down	L	Н	Deselect	Exit Idle Power Down Idle		5,6		
	L	L	×	Maintain power-down state within Self Refresh Self Refresh				
Self Refresh	L	Н	Deselect	Exit SREF power-down, enable command decode Self Refresh		5,6,7		
	Н	L	Deselect Enter SREF Power-Down, disable command decode Self Refresh		Self Refresh	5,7		
	Н	Н	See Note 7	See Note 7	Self Refresh	7		
Bank(s) Active	Н	L	Deselect	Enter Active Power Down Active Power Down		5		
All Banks Idle	Н	L	Deselect	Deselect Enter Idle Power Down Idle Power Down		5, 8		
Command Entry	Н	Н	Refer to the Command Truth Table					

- 1) CKE is a strictly asynchronous input, and as such, has no relationship to CK.
- 2) "X" means "don't care."
- 3) "Current State" is the state of the LPDDR4X-SDRAM prior to a toggle of CKE.
 4) "CKEn-1" is the logic state of CKE prior to a CKE toggle event, and "CKEn" is the state of CKE after the toggle event.
 5) "Deselect" is the only valid command that can be present on the bus when CKE is toggled.
- 6) Power-Down exit time (tXP) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period, and must be stable before issuing a command.
- 7) When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information.

 8) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VSSQ.



6.2 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

[Table 14] Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
1.0.	Refresh (All Bank)	Begin to refresh	Refreshing (All Bank)	7
Idle	MRW	Write value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8, 13
	Read	Select column, and start read burst	Reading	10
Row	Write	Select column, and start write burst	Writing	10
Active	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8
Pooding	Read	Select column, and start new read burst	Reading	9, 10
Reading	Write	Select column, and start write burst	Writing	9, 10, 11
Writing	Write	Select column, and start new write burst	Writing	9, 10
Writing	Read	Select column, and start read burst	Reading	9, 10, 12

NOTE

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
 - Idle: The bank or banks have been precharged, and tRP has been met.
 - Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.
 - Reading: A Read burst has been initiated, with Auto Precharge disabled.
- Writing: A Write burst has been initiated, with Auto Precharge disabled.
- 4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and LPDDR4 PAD Definition and LPDDR4 SDRAM addressing.
 - Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
 - Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.
- -Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
- -Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.
- Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state.
 -Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.
- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.
- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
- Active MR Reading, starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.
- 6) Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.
- 10) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.
- 11) A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.
- 12) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.
- 13) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



[Table 15] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	
	Activate	Select and activate row in Bank m	Active	6
	Read	Select column, and start read burst from Bank m	Reading	7
Row Activating, Active,	Write	Select column, and start write burst to Bank m	Writing	7
or Precharging	Precharge	Deactivate row in bank or banks	Precharging	8
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	9,10
	Read	Select column, and start read burst from Bank m	Reading	7
Reading (Autoprecharge dis-	Write	Select column, and start write burst to Bank m	Writing	7,12
abled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14
Writing/Masked Writing (Autoprecharge dis-	Write	Select column, and start write burst to Bank m	Writing	7
abled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13
Reading with	Write	Select column, and start write burst to Bank m	Writing	7,12,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13,14
Writing/Masked Writ- ing with	Write	Select column, and start write burst to Bank m	Writing	7,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8

NOTE

- 1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.
- 2) All states and sequences not shown are illegal or reserved.
- 3) Current State Definitions:
- Idle: The bank has been precharged, and tRP has been met.
- Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
- Reading: A Read burst has been initiated, with Auto Precharge disabled.
- Writing: A Write burst has been initiated, with Auto Precharge disabled
- 4) Refresh, Self-Refresh, and Mode register Write commands may only be issued when all bank are idle.
- 5) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
 - Idle MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Idle state.
 - Active MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Active state.
- Idle MR Writing: starts with the registration of a MRW command and ends when t_{MRW} has been met. Once t_{MRW} has been met, the bank will be in the Idle state.
 Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.
- 6) t_{RRD} must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, t_{FAW} must be satisfied.
- 7) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.
- 8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging
- 9) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t_{RCD} is met.)
- 10) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t_{RP} is met.)
- 11)The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon t_{RCD} and t_{RP} respectively.
- 12) A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.
- 13)Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.
- 14) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.



7. ABSOLUTE MAXIMUM DC RATINGS

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 16] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V _{DD1} supply voltage relative to V _{SS}	V _{DD1}	-0.4	2.1	V	1
V _{DD2} supply voltage relative to V _{SS}	V _{DD2}	-0.4	1.4	V	1
V _{DDQ} supply voltage relative to V _{SSQ}	V_{DDQ}	-0.4	1.4	V	1
Voltage on any ball except V_{DD1} relative to V_{SS}	V _{IN} , V _{OUT}	-0.4	1.4	V	
Storage Temperature	T _{STG}	-55	125	°C	2

NOTE:

- 1) See Power Ramp for relationships between power supplies.
 2) Storage Temperature is the case surface temperature on the center/top side of the LPDDR4X device. For the measurement conditions, please refer to JESD51-2 standard.

Confidential -37 / 103-Rev.1.0 Sept. 2025



8. AC & DC OPERATING CONDITIONS

8.1 Recommended DC Operating Conditions

[Table 17] Recommended DC Operating Conditions

Symbol	DRAM		Unit	Notes		
Symbol	DIVAM	Min	Тур	Max	Oille	Notes
VDD1	Core 1 Power	1.70	1.80	1.95	V	1,2
VDD2	Core 2 Power / Input Buffer Power	1.06	1.10	1.17	V	1,2,3
VDDQ	I/O Buffer Power	0.57	0.60	0.65	V	2,3

NOTE:

- 1) VDD1 uses significantly less current than VDD2.
- 2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3) The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mv at the DRAM ball is not included in the TdlVW.

8.2 Input Leakage Current

[Table 18] Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	IL	-4	4	uA	1,2

NOTE:

1) For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input 0V ≤ VIN ≤ VDD2 (All other pins not under test = 0V). 2) CA ODT is disabled for CK_t, CK_c, CS, and CA.

8.3 Input/Output Leakage Current

[Table 19] Input/Output Leakage Current

Parameter/Condition	Symbol	Min.	Max.	Unit	Notes
Input/Output Leakage current	I _{OZ}	-5	5	uA	1,2

- 1) For DQ, DQS_t, DQS_c and DMI. Any I/O $0V \le V_{OUT} \le V_{DDQ}$.
- 2) I/Os status are disabled: High Impedance and ODT Off.

8.4 Operating Temperature Range

[Table 20] Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit
Industrial	T _{OPER}	-40	85	°C

1) Operating Temperature is the case surface temperature on the center top side of the LPDDR4X device. For the measurement conditions, please refer to JESD51-2.

2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appro-priate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case tem-perature may be higher than the TOPER rating that applies for the Industrial Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

Confidential -38 / 103-Rev.1.0 Sept. 2025

9. AC AND DC INPUT/OUTPUT MEASUREMENT LEVELS

9.1 1.1V High speed LVCMOS (HS_LLVCMOS)

9.1.1 Standard specifications

All voltages are referenced to ground except where noted.

9.1.2 DC electrical characteristics

9.1.2.1 LPDDR4X Input Level for CKE

This definition applies to CKE_A/B.

[Table 21] LPDDR4X Input Level for CKE

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level (AC)	V _{IH(AC)}	0.75 × V _{DD2}	V _{DD2} + 0.2	V	1
Input low level (AC)	V _{IL(AC)}	-0.2	0.25 × V _{DD2}	V	1
Input high level (DC)	V _{IH(DC)}	0.65 × V _{DD2}	V _{DD2} + 0.2	V	
Input low level (DC)	V _{IL(DC)}	-0.2	0.35 × V _{DD2}	V	

NOTE .

1) Refer LPDDR4X AC Over/Undershoot section.




Figure 3. LPDDR4X Input AC timing definition for CKE

1-1). AC level is guaranteed transition point.

9.1.2.2 LPDDR4X Input Level for Reset_n and ODT_CA

This definition applies to Reset_n and ODT_CA.

[Table 22] LPDDR4X Input Level for Reset_n and ODT_CA

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level	VIH	0.80 × V _{DD2}	V _{DD2} + 0.2	V	1
Input low level	VIL	-0.2	0.20× V _{DD2}	V	1

NOTE :

1) Refer LPDDR4X AC Over/Undershoot section.




Figure 4. LPDDR4X Input AC timing definition for Reset_n and ODT_CA

^{1-2).} DC level is hysteresis.

9.1.3 AC Over/Undershoot

9.1.3.1 LPDDR4X AC Over/Undershoot

[Table 23] LPDDR4X AC Over/Undershoot

Parameter	Specification
Maximum peak amplitude allowed for overshoot area.	0.35V
Maximum peak amplitude allowed for undershoot area.	0.35V
Maximum overshoot area above V_{DD}/V_{DDQ} .	0.8V-ns
Maximum undershoot area below V _{SS} /V _{SSQ} .	0.8V-ns




Figure 5. AC Overshoot and Undershoot Definition for Address and Control Pins

Confidential -40 / 103- Rev.1.0 Sept. 2025

9.2 Differential Input Voltage

9.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff CK is the peak to peak voltage centered on 0 volts differential and Vindiff CK /2 is max and min peak voltage from 0V.




Figure 6. CK Differential Input Voltage

[Table 24] CK differential input voltage

				Data	Rate				
Parameter	Symbol 1600/186		1866 ^{a)}	2133/24	100/3200	3733	/4266	Unit	Note
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

NOTE:


1) The peak voltage of Differential CK signals is calculated in a following equation.
Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)
Max Peak Voltage = Max(f(t))
Min Peak Voltage = Min(f(t))
f(t) = VCK_t - VCK_c

Confidential -41 / 103- Rev. 1.0 Sept. 2025

9.2.2 Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation.

 $VIH.DIFF.Peak\ Voltage = Max(f(t))$ VIL.DIFF.Peak Voltage = Min(f(t)) $f(t) = VCK_t - VCK_c$



NOTE:
1) VREFCA is LPDDR4X SDRAM internal setting value by VREF Training.

9.2.3 Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both Vinse_CK, Vinse_CK_High/Low specification at input receiver.




Figure 8. Clock Single-Ended Input Voltage

NOTE:

1) VREFCA is LPDDR4X SDRAM internal setting value by VREF Training.

[Table 25] Clock Single-Ended input voltage

		Data Rate						
Parameter	Symbol	1600/1866 ^{a)}		2133/2400/3200		3733/4266		Unit
		Min	Max	Min	Max	Min	Max	
Clock Single-Ended input voltage	Vinse_CK	210	-	190	-	180	-	mV
Clock Single-Ended input voltage High from VREFDQ	Vinse_CK_High	105	-	95	-	90	-	mV
Clock Single-Ended input voltage Low from VREFDQ	Vinse_CK_Low	105	-	95	-	90	ı	mV

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

Confidential -43 / 103- Rev.1.0 Sept. 2025

9.2.4 Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure 9. and the following Tables.




Figure 9. Differential Input Slew Rate Definition for CK_t, CK_c

NOTE:

- 1) Differential signal rising edge from VILdiff_CK to VIHdiff_CK must be monotonic slope.
 2) Differential signal falling edge from VIHdiff_CK to VILdiff_CK must be monotonic slope.

[Table 26] Differential Input Slew Rate Definition for CK_t, CK_c

Description	From	То	Defined by
Differential input slew rate for rising edge (CK_t - CK_c)	VILdiff_CK	VIHdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTRdiff
Differential input slew rate for falling edge (CK_t - CK_c)	VIHdiff_CK	VILdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTFdiff

[Table 27] Differential Input Level for CK_t, CK_c

				Data	Rate				
Parameter	Symbol	1600/1866 a)		2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.


[Table 28] Differential Input Slew Rate for CK_t, CK_c

Parameter			Data Rate							
	Symbol	1600/1866		2133/2400/3200		3733/4266		Unit	Note	
		Min	Max	Min	Max	Min	Max			
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns		

Confidential -44 / 103-Rev.1.0 Sept. 2025

9.2.5 Differential Input Cross Point Voltage for Clock

The cross point voltage of differential input signals (CK_t, CK_c) must meet the requirements in <u>Table 29.</u> The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level.



Time

Figure 10. Vix Definition (Clock)

NOTE:

1) The base level of Vix_CK_FR/RF is VREFCA that is LPDDR4X SDRAM internal setting value by VREF Training.

[Table 29] Cross point voltage for differential input signals (Clock)

		Data Rate							
Parameter	Symbol 1600		1600/1866 a)		100/3200	3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Clock Differential input cross point voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	%	1,2

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

NOTE:

- 1) $\label{eq:vix_CK_Ratio} \text{Nix_CK_Ratio} = \text{Vix_CK_FR/|Min(f(t))|}$
- 2) Vix_CK_Ratio is defined by this equation: Vix_CK_Ratio = Vix_CK_RF/Max(f(t))
- 3) Vix_CK_FR is defined as delta between cross point (CK_t fall, CK_c rise) to Min(f(t))/2.
 - Vix_CK_RF is defined as delta between cross point (CK_t rise, CK_c fall) to Max(f(t))/2.
- 4) In LPDDR4X un-terminated case, CK mid-level is calculated as :
- High level=VDDQ, Low level=VSS, Mid-level = VDDQ/2.
- In LPDDR4 un-terminated case, Mid-level must be equal or lower than 369mV (33.6% of VDD2).

Confidential -45 / 103- Rev. 1.0 Sept. 2025

9.2.6 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff DQS and Vindiff DQS /2 specification at input receiver and their measurement period is 1UI(tCK/ 2). Vindiff DQS is the peak to peak voltage centered on 0 volts differential and Vindiff DQS /2 is max and min peak voltage from 0V.




Figure 11. DQS Differential Input Voltage

[Table 30] DQS differential input voltage

Parameter	Symbol	1600/	1866 ^{a)}	2133/24	100/3200	3733	/4266	Unit	Note
DQS differential input	Vindiff_DQS	360	-	360	-	340	-	mV	1

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

Min Peak Voltage = Min(f(t)) f(t) = VDQS_t - VDQS_c

The peak voltage of Differential DQS signals is calculated in a following equation. Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage) Max Peak Voltage = Max(f(t))

9.2.7 Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.

VIH.DIFF.Peak Voltage = Max(f(t)) VIL.DIFF.Peak Voltage = Min(f(t)) $f(t) = VDQS_t - VDQS_c$




Figure 12. Definition of differential DQS Peak Voltage

NOTE:
1) VrefDQ is LPDDR4X SDRAM internal setting value by Vref Training.

9.2.8 Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both Vinse_DQS, Vinse_DQS_High/Low specification at input receiver.




Figure 13. DQS Single-Ended Input Voltage

NOTE -

1) VrefDQ is LPDDR4X SDRAM internal setting value by Vref Training.

[Table 31] DQS Single-Ended input voltage

[.anico.] = acomgre = nacampar remage									
Parameter	Symbol	1600/1866 ^{a)}		2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
DQS Single-Ended input voltage	Vinse_DQS	180	-	180	-	170	-	mV	
DQS Single-Ended input voltage High from VrefDQ	Vinse_DQS_High	90	-	90	-	85	-	mV	
DQS Single-Ended input voltage Low from VrefDQ	Vinse_DQS_Low	90	-	90	-	85	-	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

Confidential -48 / 103- Rev.1.0 Sept. 2025

9.2.9 Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS_t, DQS_c) are defined and measured as shown in Figure 14. and Table 32.




Figure 14. Differential Input Slew Rate Definition for DQS_t, DQS_c

NOTE:

- Differential signal rising edge from VILdiff_DQS to VIHdiff_DQS must be monotonic slope.
 Differential signal falling edge from VIHdiff_DQS to VILdiff_DQS must be monotonic slope.

[Table 32] Differential Input Slew Rate Definition for DQS_t, DQS_c

Description	From	То	Defined by
Differential input slew rate for rising edge (DQS_t - DQS_c)	VILdiff_DQS	VIHdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTRdiff
Differential input slew rate for falling edge (DQS_t - DQS_c)	VIHdiff_DQS	VILdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTFdiff

[Table 33] Differential Input Level for DQS_t, DQS_c

Parameter	Symbol	1600/1866 a)		2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_DQS	140	-	140	-	120	-	mV	
Differential Input Low	VILdiff_DQS	-	-140	-	-140	-	-120	mV	

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.


[Table 34] Differential Input Slew Rate for DQS_t, DQS_c

Parameter									
	Symbol	1600/1866		2133/24	100/3200	3733	/4266	Unit	Note
		Min	Max	Min	Max	Min	Max	1	
Differential Input Slew Rate	SRIdiff	2	14	2	14	2	14	V/ns	

Confidential -49 / 103-Rev.1.0 Sept. 2025

9.3 Differential Input Cross Point Voltage for DQS

The cross point voltage of differential input signals (DQS_t, DQS_c) must meet the requirements in <u>Table 35</u>. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is V_{REF}DQ.



11110

Figure 15. Vix Definition (DQS)

NOTE:

1) The base level of Vix_DQS_FR/RF is VrefDQ that is LPDDR4X SDRAM internal setting value by Vref Tranining.

[Table 35] Cross point voltage for differential input signals (DQS)

Parameter				Data	Rate				
	Symbol	Symbol 1600/18		1600/1866 a) 2133/2400/3200		3733/4266		Units	Notes
		Min	Max	Min	Max	Min	Max		
DQS Differential input crosspoint voltage ratio	Vix_DQS_ratio	-	20	-	20	-	20	%	1,2

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

NOTE:

1) Vix_DQS_Ratio is defined by this equation: $Vix_DQS_Ratio = Vix_DQS_FR/|Min(f(t))|$

2) Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_RF/Max(f(t))

Confidential -50 / 103- Rev.1.0 Sept. 2025

9.4 Single Ended Output Slew Rate




Figure 16. Single Ended Output Slew Rate Definition

[Table 36] Output Slew Rate (single-ended) for 0.6V VDDQ

Parameter	Symbol	V	alue	Units
	Symbol	Min ¹⁾	Max ²⁾	Ullits
Single-ended Output Slew Rate (V _{OH} = VDDQ×0.5)	S _{RQse}	3.0	9.0	V/ns
Output slew-rate matching Ratio (Rise to Fall)		0.8	1.2	-

Description: S R: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

NOTE:

- 1) Measured with output reference load.
- 2) The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3) The output slew rate for falling and rising edges is defined and measured between V_{OL(AC)} = 0.2×V_{OH(DC)} and V_{OH(AC)}=0.8×V_{OH(DC)}.
- 4) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

Confidential -51 / 103- Rev.1.0 Sept. 2025

9.5 Differential Output Slew Rate




Figure 17. Differential Output Slew Rate Definition

[Table 37] Differential Output Slew Rate for 0.6V VDDQ

Parameter	Symbol	V	alue	Units
raiailletei		Min	Max	Offics
Differential Output Slew Rate (V _{OH} = VDDQ×0.5)	SRQdiff	6	18.0	V/ns

Description: S R: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

NOTE:

1) Measured with output reference load.

2) The output slew rate for falling and rising edges is defined and measured between V_{OL(AC)}=-0.8×V_{OH(DC)} and V_{OH(AC)}=0.8×V_{OH(DC)}.

3) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

Confidential -52 / 103- Rev.1.0 Sept. 2025



9.6 Overshoot and Undershoot for LVSTL

[Table 38] AC Overshoot/Undershoot Specification

Parameter				Data Rate)		Units
raidilletei		1600	1866	3200	3733	4266	Office
Maximum peak amplitude allowed for overshoot area. (See Figure 18.)	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area. (See Figure 18.)	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum overshoot area above V _{DD} . (See Figure 18.)	Max	0.1	0.1	0.1	0.1	0.1	V-ns
Maximum undershoot area below V _{SS} . (See Figure 18.)	Max	0.1	0.1	0.1	0.1	0.1	V-ns

NOTE:

- 1) V_{DD2} stands for V_{DD} for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. V_{DD} stands for V_{DDQ} for DQ, DMI, DQS_t and DQS_c.
- 2) V_{SS} stands for V_{SS} for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. V_{SS} stands for V_{SSQ} for DQ, DMI, DQS_t and DQS_c.
- 3) Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.
- 4) Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.




Figure 18. Overshoot and Undershoot Definition

Confidential -53 / 103- Rev.1.0 Sept. 2025



9.7 LPDDR4X Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 19. Driver Output Reference Load for Timing and Slew Rate

NOTE:

1) All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.

Confidential -54 / 103- Rev.1.0 Sept. 2025



9.8 LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 20.




Figure 20. LVSTL I/O Cell

To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

- 1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin
- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is less than VDDQ/2.
- NMOS pull-down device is calibrated to 240 Ohms




Figure 21. pull-down calibration

- 2) Then calibrate the pull-up device against the calibrated pull-down device.
- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS)
- · Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is greater than VOH target
- NMOS pull-up device is now calibrated to VOH target






Figure 22. pull-up calibration



10. INPUT/OUTPUT CAPACITANCE

[Table 39] Input/Output Capacitance

Parameter	Symbol	Min/Max	Value	Unit	Notes
Input capacitance,	COK	Min	0.5		1.0
CK_t and CK_c	CCK	Max	0.9	- pF	1,2
Input capacitance delta,	CDCK	Min	0.0		400
CK_t and CK_c	CDCK	Max	0.09	- pF	1,2,3
Input capacitance,	CI.	Min	0.5		101
All other input-only pins	CI	Max	0.9	- pF	1,2,4
Input capacitance delta,	ODI	Min	-0.1		4.0.5
All other input-only pins	CDI	Max	0.1	- pF	1,2,5
Input/output capacitance,	010	Min	0.7		4.0.0
DQ, DMI, DQS_t and DQS_c	CIO	Max	1.3	- pF	1,2,6
Input/output capacitance delta,	00000	Min	0.0		407
DQS_t and DQS_c	CDDQS	Max	0.1	- pF	1,2,7
Input/output capacitance delta,	0010	Min	-0.1		4.0.0
DQ and DMI	CDIO	Max	0.1	- pF	1,2,8
Input/output capacitance,	670		0.0		1.0
ZQ pin	CZQ	Max	0.5	- pF	1,2

NOTE:

- 1) This parameter applies to die device only (does not include package capacitance).
- 1) This parameter applies to the device only (does not include package capacitance).
 2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
 3) Absolute value of CCK_t CCK_c.
 4) CI applies to CS_n, CKE, CA0-CA5.
 5) CDI = CI 0.5 × (CCK_t + CCK_c)
 4) DMI leading matches DQ and DQS

- 6) DMI loading matches DQ and DQS.
- 7) Absolute value of CDQS_t and CDQS_c.
- 8) CDIO = CIO 0.5 × (CDQS_t + CDQS_c) in byte-lane.

11. IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

11.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

 $\begin{aligned} & LOW \colon V_{IN} \leq V_{IL}(DC) \ MAX \\ & HIGH \colon V_{IN} \geq V_{IH}(DC) \ MIN \end{aligned}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See Table 40 and Table 41.

[Table 40] Definition of Switching for CA Input Signals

				Switching for CA	4			
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE :

- 1) CS must always be driven LOW.
- 2) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3) The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

[Table 41] CA pattern for IDD4R for BL=16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW	Tiodu 1	L	Н	L	L	L	L
N+2	HIGH	HIGH	040.0	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+9	HIGH	LOW	Reau-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS 2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS-2	Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

NOTE:

¹⁾ $BA[2:0] = 010_B$, $CA[9:4] = 000000_B$ or 111111_B , $Burst\ Order\ CA[3:2] = 00_B$ or $11_B\ (Same\ as\ LPDDR3\ IDD4R\ Spec)$

²⁾ Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



[Table 42] CA pattern for IDD4W for BL=16

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH)0/-it- 4	L	L	Н	L	L	L
N+1	HIGH	LOW	Write-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAC 2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	NA/-it- A	L	L	Н	L	L	L
N+9	HIGH	LOW	Write-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	040.2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CAS-2	L	L	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

¹⁾ BA[2:0] = 010_B , CA[9:4] = 000000_B or 111111_B (Same as LPDDR3 IDD4W Spec.) 2) Difference from LPDDR3 Spec :

¹⁻No burst ordering
2-CA pins are kept low with DES CMD to reduce ODT current.



[Table 43] Data Pattern for IDD4W (DBI off) for BL=16

				DB	OFF Case					No.
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

NOTE:

1) Simplified pattern compared with last showing.

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 44] Data Pattern for IDD4R (DBI off) for BL=16

			-	DB	I OFF Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

NOTE:
1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 45] Data Pattern for IDD4W (DBI on) for BL=16

				DB	I OFF Case					No.
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	0	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

DBI enabled burst



[Table 46] Data Pattern for IDD4R (DBI on) for BL=16

			BI ON) TOT BL=		I ON Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

Confidential -63 / 103- Rev.1.0 Sept. 2025



[Table 47] CA pattern for IDD4R for BL=32

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH		L	Н	L	L	L	L
N+1	HIGH	LOW	Read-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	242.5	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L.	L.	L	L	L	L
N+5	HIGH	LOW	DES	L	L,	L	L	L	L
N+6	HIGH	LOW	DES	L	L,	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L,	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L,	L.	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L,	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH	5 14	L	Н	L	L	L	L
N+17	HIGH	LOW	Read-1	L	Н	L	L	Н	L
N+18	HIGH	HIGH	040.0	L	Н	L	L	Н	Н
N+19	HIGH	LOW	CAS-2	Н	Н	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L,	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

NOTE:

1) BA[2:0] = 010B, CA[9:5] = 00000B or 11111B, Burst Order CA[4:2] = 000B or 111B.



[Table 48] CA pattern for IDD4W for BL=32

Clock Cycle Number	CKE	cs	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH		L	L	Н	L	L	L
N+1	HIGH	LOW	- Write-1	L	Н	L	L	L	L
N+2	HIGH	HIGH		L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	LOW	DES	L	L	L	L	L	L
N+9	HIGH	LOW	DES	L	L	L	L	L	L
N+10	HIGH	LOW	DES	L	L	L	L	L	L
N+11	HIGH	LOW	DES	L	L	L	L	L	L
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L
N+16	HIGH	HIGH		L	L	Н	L	L	L
N+17	HIGH	LOW	Write-1	L	Н	L	L	Н	L
N+18	HIGH	HIGH		L	Н	L	L	Н	Н
N+19	HIGH	LOW	CAS-2	L	L	L	Н	Н	Н
N+20	HIGH	LOW	DES	L	L	L	L	L	L
N+21	HIGH	LOW	DES	L	L	L	L	L	L
N+22	HIGH	LOW	DES	L	L	L	L	L	L
N+23	HIGH	LOW	DES	L	L	L	L	L	L
N+24	HIGH	LOW	DES	L	L	L	L	L	L
N+25	HIGH	LOW	DES	L	L	L	L	L	L
N+26	HIGH	LOW	DES	L	L	L	L	L	L
N+27	HIGH	LOW	DES	L	L	L	L	L	L
N+28	HIGH	LOW	DES	L	L	L	L	L	L
N+29	HIGH	LOW	DES	L	L	L	L	L	L
N+30	HIGH	LOW	DES	L	L	L	L	L	L
N+31	HIGH	LOW	DES	L	L	L	L	L	L

NOTE:

1) BA[2:0] = 010B, CA[9:5] = 00000B or 11111B.



[Table 49] Data Pattern for IDD4W (DBI off) for BL=32

				DB	I OFF Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	1	1	1	1	1	1	1	1	0	8
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4



[Table 49] Data Pattern for IDD4W (DBI off) for BL=32

				DB	OFF Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4
BL48	1	1	1	1	1	1	0	0	0	6
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	1	1	1	1	1	1	1	1	0	8
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	0	0	0	6
BL59	1	1	1	1	0	0	0	0	0	4
BL60	1	1	1	1	1	1	1	1	0	8
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	32	32	32	32	32	32	32	32		

NOTE

Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

¹⁾ Simplified pattern compared with last showing.



[Table 50] Data Pattern for IDD4R (DBI off) for BL=32

			OII) IOF BL=32		I OFF Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	1	1	1	1	1	1	0	0	0	6

Confidential -68 / 103- Rev.1.0 Sept. 2025



[Table 50] Data Pattern for IDD4R (DBI off) for BL=32

DBI OFF Case										No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL35	1	1	1	1	0	0	0	0	0	4
BL36	1	1	1	1	1	1	1	1	0	8
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4
BL42	1	1	1	1	1	1	0	0	0	6
BL43	1	1	1	1	0	0	0	0	0	4
BL44	1	1	1	1	1	1	1	1	0	8
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	1	1	1	1	1	1	1	1	0	8
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	1	1	1	1	1	1	0	0	0	6
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	1	1	0	8
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	1	1	1	1	1	1	0	0	0	6
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	32	32	32	32	32	32	32	32		

NOTE

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 51] Data Pattern for IDD4W (DBI on) for BL=32

DBI ON Case										No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2

Confidential -70 / 103- Rev.1.0 Sept. 2025



[Table 51] Data Pattern for IDD4W (DBI on) for BL=32

DBI ON Case									No. of	
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	1	1	1	3
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	0	0	0	0	0	0	0	0	1	1
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	1	1	1	3
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	0	0	1	1
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

DBI enabled burst

Confidential -71 / 103- Rev.1.0 Sept. 2025



[Table 52] Data Pattern for IDD4R (DBI on) for BL=32

	DBI ON Case									
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	1	1	0	2
BL33	0	0	0	0	1	1	1	1	0	4
BL34	0	0	0	0	0	0	1	1	1	3
BL35	1	1	1	1	0	0	0	0	0	4
BL36	0	0	0	0	0	0	0	0	1	1
BL37	1	1	1	1	0	0	0	0	0	4
BL38	0	0	0	0	0	0	0	0	0	0
BL39	0	0	0	0	1	1	1	1	0	4
BL40	0	0	0	0	0	0	1	1	0	2
BL41	0	0	0	0	1	1	1	1	0	4



[Table 52] Data Pattern for IDD4R (DBI on) for BL=32

				DB	I ON Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL42	0	0	0	0	0	0	1	1	1	3
BL43	1	1	1	1	0	0	0	0	0	4
BL44	0	0	0	0	0	0	0	0	1	1
BL45	1	1	1	1	0	0	0	0	0	4
BL46	0	0	0	0	0	0	0	0	0	0
BL47	0	0	0	0	1	1	1	1	0	4
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

Confidential -73 / 103- Rev.1.0 Sept. 2025



11.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

[Table 53] LPDDR4X IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current:	IDD0 ₁	VDD1	1
$t_{CK} = t_{CKmin}$; $t_{RC} = t_{RCmin}$;	IDD0 ₂	VDD2	1
CKE is HIGH;		7552	
CS is LOW between valid commands;			
CA bus inputs are switching;	IDD0 _Q	VDDQ	1,3
Data bus inputs are stable ODT disabled			
Idle power-down standby current:	IDD2P ₁	VDD1	1
$t_{CK} = t_{CKmin}$;	·		-
CKE is LOW;	IDD2P ₂	VDD2	1
CS is LOW;			
All banks are idle;			
CA bus inputs are switching;	IDD2P _Q	VDDQ	1,3
Data bus inputs are stable			
ODT disabled	IDDADO	\/DD4	
Idle power-down standby current with clock stop: CK t =LOW, CK c =HIGH;	IDD2PS ₁	VDD1	1
CKE is LOW;	IDD2PS ₂	VDD2	1
CS is LOW;			
All banks are idle;			
CA bus inputs are stable;	IDD2PS _Q	VDDQ	1,3
Data bus inputs are stable			
ODT disabled	IDD 011		
Idle non power-down standby current:	IDD2N ₁	VDD1	1
t _{CK} = t _{CKmin} ,	IDD2N ₂	VDD2	1
CKE is HIGH;			
CS is LOW;			
All banks are idle;	IDD2N _Q	VDDQ	1,3
CA bus inputs are switching;			
Data bus inputs are stable			
ODT disabled			
Idle non power-down standby current with clock stopped:	IDD2NS₁	VDD1	1
CK_t = LOW; CK_c = HIGH; CKE is HIGH:	IDD2NS ₂	VDD2	1
CS is LOW;			
All banks are idle;			
CA bus inputs are stable;	IDD2NS _Q	VDDQ	1,3
Data bus inputs are stable			
ODT disabled			
Active power-down standby current:	IDD3P ₁	VDD1	1
$t_{CK} = t_{CKmin}$; CKE is LOW;	IDD3P ₂	VDD2	1
CS is LOW;			
One bank is active;			
CA bus inputs are switching;	IDD3P _Q	VDDQ	1,3
Data bus inputs are stable			
ODT disabled			
Active power-down standby current with clock stop:	IDD3PS ₁	VDD1	1
CK_t = LOW, CK_c = HIGH;	IDD3PS ₂	VDD2	1
CKE is LOW; CS is LOW;		_	
One bank is active;			
CA bus inputs are stable;	IDD3PS _Q	VDDQ	1,4
Data bus inputs are stable	.== -: -Q	V D D Q	',-
ODT disabled			



[Table 53] LPDDR4X IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Active non-power-down standby current:	IDD3N ₁	VDD1	1
$t_{CK} = t_{CKmin};$	IDD3N ₂	VDD2	1
CKE is HIGH;		VBBZ	
CS is LOW;			
One bank is active;	IDD3N _Q	VDDQ	1,4
CA bus inputs are switching;	IDDSINQ	VDDQ	1,4
Data bus inputs are stable			
ODT disabled	IDDONO		
Active non-power-down standby current with clock stopped: CK t=LOW, CK c=HIGH;	IDD3NS ₁	VDD1	1
CKE is HIGH;	IDD3NS ₂	VDD2	1
CS is LOW;			
One bank is active:			
CA bus inputs are stable;	IDD3NS _Q	VDDQ	1,4
Data bus inputs are stable			
ODT disabled			
Operating burst READ current:	IDD4R₁	VDD1	1
$t_{CK} = t_{CKmin}$;	IDD4R ₂		1
CS is LOW between valid commands;	IDD4R2	VDD2	1
One bank is active;			
BL = 16 or 32; RL = RL(MIN);			
CA bus inputs are switching;	IDD4R _Q	VDDQ	1,5
50% data change each burst transfer			
ODT disabled			
Operating burst WRITE current:	IDD4W ₁	VDD1	1
$t_{CK} = t_{CKmin};$	IDD4W ₂	VDD2	1
		7552	•
CS is LOW between vaild commands			
One bank is active;	IDD 4144	\/DD0	4.4
BL = 16 or 32; WL = WLmin;	IDD4W _Q	VDDQ	1,4
CA bus inputs are switching;			
50% data change each burst transfer			
ODT disabled			
All-bank REFRESH Burst current:	IDD5 ₁	VDD1	1
$t_{CK} = t_{CKmin};$	IDD5 ₂	VDD2	1
CKE is HIGH between valid commands;			
$t_{RC} = t_{RFCabmin};$			
Burst refresh;	IDD5 _Q	VDDQ	1.1
CA bus inputs are switching;	IDD3Q	VDDQ	1,4
Data bus inputs are stable;			
ODT disabled			
All-bank REFRESH Average current:	IDD5AB ₁	VDD1	1
$t_{CK} = t_{CKmin};$	IDD5AB ₂	VDD2	1
CKE is HIGH between valid commands;		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•
$t_{RC} = t_{REFI};$			
CA bus inputs are switching;	IDD5AB _Q	VDDQ	1,4
Data bus inputs are stable;			
ODT disabled			
Per-bank REFRESH Average current:	IDD5PB₁	VDD1	1
$t_{CK} = t_{CKmin};$	IDD5PB ₂	VDD2	1
CKE is HIGH between valid commands;	15501 52	V DD2	· · ·
$t_{RC} = t_{REFI}/8;$			
CA bus inputs are switching;	IDD5PB _Q	VDDQ	1,4
Data bus inputs are stable;	- 4		,
ODT disabled			
Power Down Self refresh current	IDD6 ₁	VDD1	6,7,9
CK_t=LOW, CK_c=HIGH; CKE is LOW;	IDD6 ₂	VDD2	6,7,9
CA bus inputs are stable;	10002	V D D Z	0,1,8
Data bus inputs are stable;			
	l l		
Maximum 1x Self-Refresh Rate;	IDD6 _O	VDDQ	4,6,7,9



NOTE:

NOTE:
Published IDD values are the maximum of the distribution of the arithmetic mean.
ODT disabled: MR11[2:0] = 000_B.
IDD current specifications are tested after the device is properly initialized.
Measured currents are the summation of VDDQ and VDD2.
Guaranteed by design with output load = 5pF and RON = 40 ohm.
The 1x Self-Refresh Rate is the rate at which the LPDDR4X device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
This is the general definition that applies to full array Self Refresh.
For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
IDD6 25°C is guaranteed, IDD6 85°C is typical of the distribution of the arithmetic mean.
These specification values are the summation of all the channel current and both channels are under the same condition at the same time.
Dual Channel devices are specified in dual channel operation (both channels operating together).

Confidential -76 / 103-Rev.1.0 Sept. 2025



11.3 IDD Spec Table

[Table 54] IDD Specification for 8Gb & 16Gb LPDDR4X

Symbol		Power Supply	8Gb 1ch x16 4266Mbps	16Gb 1ch x16 4266Mbps	Units
	IIIDOI	i outer cappiy	85°C	85°C	Omio
	IDD0 ₁	VDD1	5	5	mA
IDD0	IDD0 ₂	VDD2	32.5	32.5	mA
	IDD0 _Q	VDDQ	0.25	0.25	mA
	IDD2P ₁	VDD1	1	2	mA
IDD2P	IDD2P ₂	VDD2	3.13	6.26	mA
	IDD2P _Q	VDDQ	0.25	0.5	mA
	IDD2PS ₁	VDD1	1	2	mA
IDD2PS	IDD2PS ₂	VDD2	3.13	6.26	mA
	IDD2PS _Q	VDDQ	0.25	0.5	mA
	IDD2N ₁	VDD1	1.5	1.5	mA
IDD2N	IDD2N ₂	VDD2	13.25	13.25	mA
	IDD2N _Q	VDDQ	0.25	0.25	mA
	IDD2NS ₁	VDD1	1.5	1.5	mA
IDD2NS	IDD2NS ₂	VDD2	10.25	10.25	mA
	IDD2NS _Q	VDDQ	0.25	0.25	mA
	IDD3P ₁	VDD1	1.4	1.4	mA
IDD3P	IDD3P ₂	VDD2	6.75	6.75	mA
	IDD3P _Q	VDDQ	0.25	0.25	mA
	IDD3PS ₁	VDD1	1.4	1.4	mA
IDD3PS	IDD3PS ₂	VDD2	6.75	6.75	mA
	IDD3PS _Q	VDDQ	0.25	0.25	mA
	IDD3N ₁	VDD1	1.5	1.5	mA
IDD3N	IDD3N ₂	VDD2	17	17	mA
	IDD3N _Q	VDDQ	0.25	0.25	mA
	IDD3NS ₁	VDD1	1.5	1.5	mA
IDD3NS	IDD3NS ₂	VDD2	15	15	mA
	IDD3NS _Q	VDDQ	0.25	0.25	mA
	IDD4R ₁	VDD1	23	23	mA
IDD4R	IDD4R ₂	VDD2	232.5	232.5	mA
	IDD4R _Q	VDDQ	92.5	100	mA
	IDD4W ₁	VDD1	20.5	20.5	mA
IDD4W	IDD4W ₂	VDD2	230	230	mA
	IDD4W _Q	VDDQ	0.25	0.25	mA
	IDD5 ₁	VDD1	37.5	37.5	mA
IDD5	IDD5 ₂	VDD2	150	150	mA
	IDD5 _Q	VDDQ	0.25	0.25	mA
		VDD1	3.5	3.5	mA
IDD5AB	IDDEAD	VDD2	20	20	mA
מאטטעו	IDD5AB ₁	VDDQ	0.25	0.25	mA



	Symbol		8Gb 1ch x16 4266Mbps	16Gb 1ch x16 4266Mbps	Units
			85°C	85°C	51111.5
	IDD5PB ₁	VDD1	3.5	3.5	mA
IDD5PB	IDD5PB ₂	VDD2	20.5	20.5	mA
	IDD5PB _Q	VDDQ	0.25	0.25	mA

Symbol		Power Supply	8Gb 1ch x16 4266Mbps	16Gb 1ch x16 4266Mbps	Units	
	IDD6 ₁	25°C		0.5	0.5	mA
		85°C	VDD1	2.5	5	IIIA
IDD6	IDD6 ₂	25°C		1.35	1.35	mA
	10002	85°C	VDD2	11	22	IIIA
	IDD6 _Q	25°C		0.2	0.2	mA
	IDDOQ	85°C	VDDQ	0.25	0.25	mA

Confidential -78 / 103- Rev.1.0 Sept. 2025

12. AC AND DC OUTPUT MEASUREMENT LEVELS

12.1 Single Ended AC and DC Output Levels

<u>Table 55</u> shows the output levels used for measurements of single ended signals.

[Table 55] Single-ended AC and DC Output Levels

		Value				
Symbol	Parameter	Under LPDDR4X- TBD Un-term	TBD to 3200 VSSQ term	3200 to 4266 VSSQ term	Unit	Notes
V _{OH} (DC)	AC, DC output high measurement level	VDDQ	VDDQ/2	VDDQ/2	٧	1
V _{OL} (DC)	AC, DC output low measurement level	VSSQ	VSSQ	VSSQ	V	

NOTE .

Confidential -79 / 103- Rev.1.0 Sept. 2025

^{1) 60}ohm ODT value is assumed.



12.2 Pull Up/Pull Down Driver Characteristics and Calibration

[Table 56] Pull-down Driver Characteristics, with ZQ Calibration

R _{ONPD,NOM}	Resistor	Min	Nom	Max	Unit
40 Ohm	R _{ON40PD}	0.9	1.0	1.1	R _{ZQ/6}
48 Ohm	R _{ON48PD}	0.9	1.0	1.1	R _{ZQ/5}
60 Ohm	R _{ON60PD}	0.9	1.0	1.1	R _{ZQ/4}
80 Ohm	R _{ON80PD}	0.9	1.0	1.1	R _{ZQ/3}
120 Ohm	R _{ON120PD}	0.9	1.0	1.1	R _{ZQ/2}
240 Ohm	R _{ON240PD}	0.9	1.0	1.1	R _{ZQ/1}

NOTE:

[Table 57] Terminated Pull-up Characteristics, with ZQ Calibration

VOH _{PU} , nom	VOH,nom (mV)	Min	Nor	Max	Unit
VDDQ×0.5	300	0.90	1.0	1.10	VOH,nom
VDDQ×0.6	360	0.90	1.0	1.10	VOH,nom

NOTE:

- 1) All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are ± 30%
- 2) VOH,nom (mV) values are based on a nominal VDDQ = 0.6V.

[Table 58] Terminated Valid Calibration Points

	VOH _{PU} , nom			ODT	Value		
	τοπρ ₀ , ποι	240	120	80	60	48	40
Ī	VDDQ×0.5	VALID	VALID	VALID	VALID	VALID	VALID
Г	VDDQ×0.6	DNU	VALID	DNU	VALID	DNU	DNU

NOTE:

- 1) Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.
- 2) If the VOH(nom) calibration point is changed, then re-calibration is required.
- 3) DNU = Do Not Úse.

[Table 59] Pull-down Characteristics without ZQ Calibration

R _{ONPD,NOM}	Resistor	Vout	Min	Nom	Max	Unit	Notes
40.0Ω	R _{ON40PD}	0.5 × V _{OH}	0.70	1.00	1.30	R _{ZQ/6}	1
48.0Ω	R _{ON48PD}	0.5 × V _{OH}	0.70	1.00	1.30	R _{ZQ/5}	1

NOTE:

Confidential -80 / 103- Rev.1.0 Sept. 2025

¹⁾ All value are after ZQ Calibration. Without ZQ Calibration RONPD values are ± 30%.

¹⁾ Across entire operating temperature range, without calibration.

13. ELECTRICAL CHARACTERISTICS AND AC TIMING

13.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4X device.

13.1.1 Definition for tCK(avg) and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$

$$where \qquad N = 200$$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

13.1.2 Definition for tCK(abs)

 \mathbf{t}_{CK} (abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. \mathbf{t}_{CK} (abs) is not subject to production test.

13.1.3 Definition for tCH(avg) and tCL(avg)

t_{CH}(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

$$where \qquad N = 200$$

 t_{CL} (avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$
where $N = 200$

13.1.4 Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge. Both tCH(abs) and tCL(abs) are not subject to production test.

13.1.5 Definition for tJIT(per)

t_{JIT}(per) is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $\mathbf{t}_{\text{IIT}}(\text{per}) = \text{Min/max of } \{\text{tCK}_i - \text{tCK}(\text{avg}) \text{ where } i = 1 \text{ to } 200\}.$

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{per})_{\mathsf{act}}$ is the actual clock jitter for a given system. $\mathbf{t}_{\mathsf{JIT}}$

(per), allowed is the specified allowed clock period jitter. t_{JIT}(

per) is not subject to production test.



13.1.6 Definition for tJIT(cc)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

 $\mathbf{t}_{JIT}(cc) = Max \text{ of } |\{tCK(i+1)-tCK(i)\}|. \ \mathbf{t}_{JI}$

 $_{T}$ (cc) defines the cycle to cycle jitter. t_{JI}

T(cc) is not subject to production test.

13.1.7 Definition for tERR(nper)

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})$ is defined as the cumulative error across n multiple consecutive cycles from $\mathsf{tCK}(\mathsf{avg})$.

 $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{,alt}}$ is the actual clock jitter over n cycles for a given system. $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})_{\mathsf{,allowed}}$ is the specified allowed clock period jitter over n cycles. $\mathbf{t}_{\mathsf{ERR}}(\mathsf{nper})$ is not subject to production test.

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

t_{ERR}(nper),min can be calculated by the formula shown below:

$$tERR(nper), min = (1 + 0.68LN(n)) \times tJIT(per), min$$

t_{ERR}(nper),max can be calculated by the formula shown below

$$tERR(nper)$$
, $max = (1 + 0.68 LN(n)) \times tJIT(per)$, min

Using these equations, \mathbf{t}_{ERR} (nper) tables can be generated for each \mathbf{t}_{JIT} (per),act value.

13.1.8 Definition for duty cycle jitter tJIT(duty)

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{duty})$ is defined with absolute and average specification of tCH / tCL.

$$tJIT(duty)$$
, $min = MIN((tCH(abs), min - tCH(avg), min), (tCL(abs), min - tCL(avg), min)) \times tCK(avg)$

$$tJIT(duty), max = MAX((tCH(abs), max - tCH(avg), max), (tCL(abs), max - tCL(avg), max)) \times tCK(avg)$$



13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

[Table 60] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK} (abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	t _{CH} (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t _{CL} (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

NOTE:

¹⁾ tCK(avg),min is expressed is ps for this table. 2) tJIT(duty),min is a negative value.



13.2 Period Clock Jitter

LPDDR4X devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in <u>Table 64, LPDDR4X AC Timing Table</u> and how to determine cycle time de-rating and clock cycle de-rating.

13.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4X device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

13.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX \left\{ \underbrace{(tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}_{tnPARAM}, \underbrace{allowed}_{tCK(avg)}, 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

13.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU \left. \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} - \right\} - tnPARAM - tCR(avg) \right\} - tnPARAM - tCR(avg) - tnPARAM - t$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

13.2.2 Clock jitter effects on Command/Address timing parameters

Command/address timing parameters $(t_{IS}, t_{IH}, t_{ISb}, t_{IHb})$ are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK_t/CK_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Confidential -84 / 103- Rev. 1.0 Sept. 2025



13.2.3 Clock jitter effects on Read timing parameters

13.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR4X device has tCK(avg) = 625ps, tJIT(per),act,min = -xx, and tJIT(per),act,max = +xx ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (xx - xx)/xx = yy tCK(avg).

13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

13.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min.

These parameters determine absolute Data-Valid window(DVW) at the LPDDR4X device pin.

Absolute min DVW @LPDDR4X device pin = min { (tQSH(abs)min - tDQSQmax), (tQSL(abs)min - tDQSQmax) }

This minimum DVW shall be met at the target frequency regardless of clock jitter.

13.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

13.2.4 Clock jitter effects on Write timing parameters

13.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 -31) transition edge to its respective data strobe signal (DQSn_t, DQSn_c : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

13.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.

Confidential -85 / 103- Rev. 1.0 Sept. 2025



13.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into an LPDDR4X device has tCK(avg) = 625ps, tJIT(per),act,min = -xxps, and tJIT(per),act,max = +xx ps, then: tDQSS,(min,derated) = 0.75 - (-xx + yy)/625 = xxxx tCK(avg)

tDQSS,(max,derated) = 1.25 - (xx . yy)/625 = xxxx tCK(avg)

13.3 LPDDR4X Refresh Requirement

[Table 61] Refresh Requirement Parameters per die for Single Channel SDRAM devices

Parameter Requirements		Symbol	8Gb / 16Gb	Unit	
Density per channel			8Gb	-	
Number of Banks per channel			8	-	
Refresh Window (t_{REFW}) Tcase $\leq 85^{\circ}C$		t _{REFW}	32	ms	
Refresh Window (t _{REFW}) 1/2 Rate Refresh		t _{REFW}	16	ms	
Refresh Window (t _{REFW}) 1/4 Rate Refresh		t _{REFW}	8	ms	
Required number of		R	2.422		
REFRESH commands in a ^t REFW window		TX .	8,192	-	
Average refresh internal	REFab	t _{REFI}	3.904	us	
Average refresh internal	REFpb	t _{REFIpb}	488	ns	
Refresh Cycle time (all banks)	•	t _{RFCab}	280	ns	
Refresh Cycle time (Per Bank)		t _{RFCpb}	140	ns	
Per-bank Refresh to Per-bank Refresh different b	ank Time	t _{pbR2pbR}	90	ns	

NOTE:

Confidential -86 / 103- Rev.1.0 Sept. 2025

¹⁾ Self Refresh abort feature is available for higher density devices starting with 12Gb dual channel device and 6Gb single channel device and tXSR_abort(min) is defined as tRFCpb + 17.5ns.



13.4 AC Timing

[Table 62] LPDDR4X AC Timing Table

[Table 62] LPDDR4X AC Timing Table				LPDDR4X				
Parameter	Symbol	Min/ Max	3200Mbps	3733Mbps	4266Mbps	Unit		
Maximum clock frequency		~	1600	1866	2133	MHz		
	Clock Timing							
Avenue Cleak Deried	+	MIN	0.625	0.536	0.468			
Average Clock Period	t _{CK(avg)}	MAX		100		ns		
Average HIGH pulse width	t _{CH(avg)} 35)	MIN		0.45		t _{CK} (avg)		
	(3)	MAX		0.55		OKC 37		
Average LOW pulse width	t _{CL(avg)} ³⁵⁾	MAX		0.55		t _{CK} (avg)		
Absolute clock period	t _{CK(abs)}	MIN	tox	avg) MIN + t _{JIT} (per) M	1IN	ns		
	ON(abs)	MIN	CK	0.43		<u> </u>		
Absolute HIGH clock pulse width	t _{CH(abs)}	MAX		0.57		t _{CK} (avg)		
		MIN		0.43				
Absolute LOW clock pulse width	t _{CL(abs)}	MAX		0.57	_	t _{CK} (avg)		
0		MIN	-40	-36	-30			
Clock period jitter	t _{JIT(per)}	MAX	40	36	30	ps		
Maximum Clock Jitter between two consecutive cycles	t _{JIT(cc)}	MAX	80	72	60	ps		
Duty cycle jitter(with supported jitter)	t _{JIT (duty)} .	MIN	$\begin{aligned} & \text{min}((t_{\text{CH}}(\text{abs}), \text{min} - t_{\text{CH}}(\text{avg}), \text{min}), \ (t_{\text{CL}}(\text{abs}), \text{min} - \\ & t_{\text{CL}}(\text{avg}), \text{min})) \times t_{\text{CK}}(\text{avg}) \end{aligned}$					
Buty of old fine (mail supported fine)	allowed "	MAX	$\begin{aligned} & max((t_{CH}(abs), max - t_{CH}(avg), max), \ (t_{CL}(abs), max - \\ & t_{CL}(avg), max)) \times t_{CK}(avg) \end{aligned}$					
	Core AC Parameter	s ¹⁷⁾						
READ latency (no DBI)	RL	MIN	28	32	36	t _{CK} (avg)		
WRITE latency (set A)	WL	MIN	14	16	18	t _{CK} (avg)		
ACTIVATE-to-ACTIVATE command period (same bank)	t _{RC}	MIN		_{Pab} (with all-bank prec _{Ppb} (with per-bank prec		ns		
Minimum Self-Refresh Time (Entry to Exit)	t _{sr}	MIN		max(15ns, 3tCK)		ns		
SELF REFRESH exit to next valid command delay	t _{xsr}	MIN	Ma	x (t _{RFCab} + 7.5ns, 2tC	K)	ns		
Exit power down to next valid command delay	t _{XP}	MIN		Max(7.5ns, 5tCK)		ns		
CAS-to-CAS delay	t _{CCD}	MIN		BL/2		t _{CK} (avg)		
CAS to CAS delay Masked Write	t _{CCDMW} ³¹⁾	MIN		4 × t _{CCD}		t _{CK} (avg)		
Internal READ to PRECHARGE command delay	t _{RTP}	MIN		Max(7.5ns, 8tCK)		ns		
RAS-to-CAS delay	t _{RCD}	MIN		Max (18ns, 4tCK)		ns		
Row Precharge Time (single bank)	t _{RPpb}	MIN		Max (18ns, 4tCK)		ns		
Row Precharge Time (all banks)	t _{RPab}	MIN		Max(21ns, 4tCK)		ns		
,	Ti do	MIN		Max(42ns, 3tCK)		ns		
Row active time	t _{RAS}	MAX	min (9 × t	_{REFI} × Refresh Rate ¹⁹). 70.2)	us		
WRITE recovery time	t _{wR}	MIN	<u> </u>	Max(18ns, 6tCK)	, - ,	ns		
WRITE-to-READ delay	t _{wtr}	MIN		Max(10ns, 8tCK)		ns		
Active bank-A to Active bank-B	t _{RRD}	MIN	Max(10r	ns, 4tCK)	Max(7.5ns, 4tCK)			
Precharge to Precharge Delay	t _{PPD} 34)	MIN		4	1	tCK		
Four-bank ACTIVATE Window	t _{FAW}	MIN	4	0	30 32)	ns		
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	t _{CKELPD}	MIN		Max(7.5ns, 3tCK)	1	ns		



. .		Min/		LPDDR4X		
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit
	READ AC Para	ameter	s ⁴⁾			
Read preamble	t _{RPRE} 5), 8)	MIN		2.0		t _{CK} (avg)
0.5 tCK Read postamble	t _{RPST} 5), 9)	MIN		0.5		t _{CK} (avg)
1.5 tCK Read postamble	t _{RPST}	MIN		1.5		t _{CK} (avg)
DQ low-impedance time from CK_t, CK_c	t _{LZ(DQ)} 5)	MIN	(RL×	t _{CK}) + t _{DQSCK(Min)} -	· 200ps	ps
DQ high impedance time from CK_t, CK_c	t _{HZ(DQ)} 5)	MAX	(RL × t _{CK}) + t _{DQS}	SCK(Max) + t _{DQSQ(Ma}	$t_{\rm ex}$ + (BL/2 × $t_{\rm CK}$) -	ps
DQS_c low-impedance time from CK_t, CK_c	t _{LZ(DQS)} 5)	MIN	(RL × t _{CK}) + t _{DC}	QSCK(Min) - (t _{PRE(Max}	_{x)} × t _{CK}) - 200ps	ps
DQS_c high impedance time from CK_t, CK_c	t _{HZ(DQS)} 5)	MAX	(RL × t _{CK}) + t _{DQS}	$c_{CK(Max)} + (BL/2 \times t_{CK})$ t_{CK}) - 100ps	c _K) - (RPST(Max) ×	ps
DQS-DQ skew	t _{DQSQ}	MAX		0.18		UI
1	DQSCK AC P	aramet	ers			
DQS output access time from CK_t/CK_c	t _{DQSCK} 14)	MIN		1500		- ps
	+	MAX		3500		
DQS output access time from CK_t/CK_c temperature variation	15)	MAX		4		ps/°C
DQS output access time from CK_t/CK_c voltage variation	t _{DQSCK_volt}	MAX		7		ps/mV
CK to DQS rank to rank variation	t _{DQSCK_rank2r} 22),23) ank	MAX		1.0		ns
	Self Refresh P	arame	ters			
Delay from SRE command to CKE Input low	t _{ESCKE} ²⁴⁾	MIN		Max(1.75ns, 3tCK)	ns
Minimum Self Refresh Time	t _{SR} ²⁴⁾	MIN		Max(15ns, 3tCK)		ns
Exit Self Refresh to Valid commands	t _{XSR} ^{24), 25)}	MIN	Max	2tCK)	ns	
1	WRITE AC Pai	ramete	rs ⁴⁾			
Write command to 1st DQS latching	t _{DQSS}	MIN		0.75		t _{CK} (avg)
		MAX		1.25		
DQS input high-level width	t _{DQSH} 36)	MIN		0.4		t _{CK} (avg)
DQS input low-level width	t _{DQSL} 36)	MIN		0.4		t _{CK} (avg)
DQS falling edge to CK setup time	t _{DSS}	MIN		0.2		$t_{CK}(avg)$ $t_{CK}(avg)$
DQS falling edge hold time from CK Write preamble	t _{DSH}	MIN		2.0		t _{CK} (avg)
0.5 tCK Write postamble	t _{WPRE}	MIN		0.5		t _{CK} (avg)
	t _{WPST} ²¹⁾					
1.5 tCK Write postamble	t _{WPST} ²¹⁾	MIN	- to we	1.5		t _{CK} (avg)
ZQ Calibration	Q Calibration	MIN	eters	1		us
ZQ Calibration Values Latch Time	t _{ZQCAL}	MN		Max (30ns, 8tCK)		ns
ZQ Calibration RESET time	t _{ZQRESET}	MIN		Max (50ns, 3tCK)		ns
	Power Down P		ters	max (oons, otoly)		113
CKE minimum pulse width (HIGH and LOW pulse width)	t _{CKE}	MIN		max(7.5ns, 4tCK)		-
Delay from Valid command to CKE Input low	t _{CMDCKE} ²⁶⁾	MIN		Max(1.75ns, 3tCK		ns
Valid Clock Requirement after CKE Input Low	t _{CKELCK} 26)	MIN		Max(5ns, 5tCK)	<u>, </u>	ns
Valid CS Requirement before CKE Input Low	t _{CSCKE}	MIN		1.75		ns
Valid CS Requirement after CKE Input Low	t _{CKELCS}	MIN		Max(5ns,5tCK)		ns
The state of the most control of the most cont	-UNELUS			(5.15,51511)		

Confidential -88 / 103- Rev.1.0 Sept. 2025



		Min/	LPDDR4X					
Parameter	Symbol	Max	3200Mbps 3733Mbps 4266Mb	pps Unit				
Valid Clock Requirement before CKE Input High	t _{CKCKEH} ²⁶⁾	MIN	Max(1.75ns, 3tCK)	ns				
Exit power- down to next valid command delay	t _{XP} ²⁶⁾	MIN	Max(7.5ns, 5tCK)	ns				
Valid CS Requirement before CKE Input High	t _{CSCKEH}	MIN	1.75	ns				
Valid CS Requirement after CKE Input High	t _{CKEHCS}	MIN	Max(7.5ns,5tCK)	ns				
Valid Clock and CS Requirement after CKE Input low after	t _{MDMC} 26)	MINI	Mov/44pp 40tCIV					
MRW Command	t _{MRWC} KEL 26)	MIN	Max(14ns,10tCK)	ns				
Valid Clock and CS Requirement after CKE Input low after	t _{ZQCKE} ²⁶⁾	MIN	Max(1.75ns,3tCK)	ns				
ZQ Calibration Start Command		_	· · ·					
	and Address Inp							
Rx Mask voltage - p-p	VcIVW	MAX	155 150 145	mV				
Rx timing window CA AC input pulse amplitude pk-pk	TclVW	MAX	0.3 190 180 180	UI*				
CA input pulse amplitude pk-pk CA input pulse width	VIHL_AC TclPW	MIN	0.6	UI*				
OA IIIput puise widii	TOIL VV	MIN	1					
Input Slew Rate over VcIVW	SRIN_cIVW	MAX						
Mode	Register Read/V		Timing					
Additional time after tXP has expired until MRR command	t _{MRRI}	MIN	t _{RCD} + 3nCK	-				
MODE REGISTER READ command period	t _{MRR}	MIN	8	nCK				
MODE REGISTER WRITE command period	t _{MRW}	MIN	Max(10ns, 10nCK)	-				
Mode register set command delay	t _{MRD}	MIN	Max(14ns, 10tCK)	-				
Boot Para	meters (10 MHz	- 55 MH	(z) 11), 12), 13)					
	1 .	max	100					
Clock Cycle Time	t _{CKb}	MIN	18	ns				
Address & Control Input Setup Time	t _{ISb}	MIN	1150	ps				
Address & Control Input Hold Time	t _{IHb}	MIN	1150	ps				
DQS Output Data Access Time from CK_t/CK_c	toooss	MIN	2.0	ne				
DQS Output Data Access Time Horri CK_I/CK_C	t _{DQSCKb}	MAX	10.0	ns				
Data Strobe Edge to Output Data Edge	t _{DQSQb}	MAX	1.2	ns				
Comma	and Bus Training							
Valid Clock Requirement after CKE Input low	t _{CKELCK}	MIN	Max(5ns, 5nCK)	tCK				
Data Setup for VREF Training Mode	t _{DStrain}	MIN	2	ns				
Data Hold for VREF Training Mode	t _{DHtrain}	MIN	2	ns				
Asynchronous Data Read	t _{ADR}	MAX	20	ns				
CA Bus Training command to CA Bus Training command delay	t _{CACD} ²⁹⁾	MIN	$RU(t_{ADR}/t_{CK})$	tCK				
Valid Strobe Requirement before CKE Low	t _{DQSCKE} 30)	MIN	10	ns				
First CA Bus Training Command Following CKE LOW	t _{CAENT}	MIN	250	ns				
VREF Step Time-multiple steps	t _{VREFCA} _LONG	MAX	250	ns				
VREF Step Time-one step	t _{VREFCA} _SHORT	MAX	80	ns				
Valid Clock Requirement before CS High	t _{CKPRECS}	MIN	$2t_{CK} + t_{XP} (t_{XP} = max(7.5ns, 5nCK))$	-				
Valid Clock Requirement after CS High	t _{CKPSTCS}	MIN	max(7.5ns, 5nCK)	-				
Minimum delay from CS to DQS toggle in command bus training	t _{CS_VREF}	MIN	2	tCK				
Minimum delay from CKE High to Strobe High Impedance	t _{CKEHDQS}	-	10	ns				
Valid Clock Requirement before CKE Input High	t _{CKCKEH}	MIN	Max(1.75ns, 3tCK)					


Confidential -89 / 103- Rev.1.0 Sept. 2025



P	0	Min/		LPDDR4X		1114			
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit			
CA Bus Training CKE High to DQ Tri-state	t _{MRZ}	MIN		1.5		ns			
ODT turn-on Latency from CKE	t _{CKELODTon}	MIN		20					
ODT turn-off Latency from CKE	t _{CKELODToff}	MIN		20		ns			
	t _{XCBT_Short}	MIN		Max(5nCK, 200ns)		-			
Exit Command Bus Training Mode to next valid commanddelay	t _{XCBT_Middle}	MIN		Max(5nCK, 200ns)		-			
33)	t _{XCBT_Long}	MIN		Max(5nCK, 250ns)		-			
Wr	ite Leveling P	aramet	ers						
DQS_t/DQS_c delay after write leveling mode is programmed	t _{WLDQSEN}	MIN		20		tCK			
Write preamble for Write Leveling	t _{WLWPRE}	MIN		20		tCK			
First DQS_t/DQS_c edge after write leveling mode is programmed	t _{WLMRD}	MIN			tCK				
Write leveling output delay	t _{WLO}	MAX		20		ns			
Mode register set command delay	t _{MRD}	MIN		Max(14ns, 10tCK)		ns			
Valid Clock Requirement before DQS Toggle	t _{CKPRDQS}	MIN			-				
Valid Clock Requirement after DQS Toggle	t _{CKPSTDQS}	MIN		Max(7.5ns, 4tCK)		-			
Write leveling hold time	t _{WLH} ²⁷⁾	MIN	75	60	50	ps			
Write leveling setup time	t _{WLS} ²⁷⁾	MIN	75	60	50	ps			
Write leveling input valid window	t _{WLIVW} ²⁸⁾	MIN	120	100	90	ps			
Tempera	ature De-Ratin	g AC T	iming ²⁰⁾						
DQS output access time from CK_t/CK_c (derated)	t _{DQSCK}	MAX		3600		ps			
RAS-to-CAS delay (derated)	t _{RCD}	MIN		t _{RCD} + 1.875					
ACTIVATE-to- ACTIVATE command period (derated)	t _{RC}	MIN		t _{RC} + 3.75					
Row active time (derated)	t _{RAS}	MIN		t _{RAS} + 1.875					
Row precharge time (derated)	t _{RP}	MIN		t _{RP} + 1.875					
Active bank A to active bank B (derated)	t _{RRD}	MIN		t _{RRD} + 1.875		ns			

NOTE

- 1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2) All AC timings assume an input slew rate of TBDV/ns.
- 3) Measured with 4 V/ns differential CK_t/CK_c slew rate and nominal VIX.
- 4) READ, WRITE, and Input setup and hold values are referenced to V_{REF}.
- 5) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 6) Output Transition Timing



Start driving point = $2 \times T1 - T2$

End driving point = $2 \times T1 - T2$

- 7) The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS_t-DQS_c.
- 8) Measured from the point when DQS_t/DQS_c begins driving the signal to the point when DQS_t/DQS_c begins driving the first rising strobe edge. See Pre and Post-amble section in Operating & Timing spec
- 9) Measured from the last falling strobe edge of DQS_t/DQS_c to the point when DQS_t/DQS_c finishes driving the signal.



- 10) Input set-up/hold time for signal (CA[9:0], CS).
- 11)To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- 12) The LPDDR4X device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".
- 13) The output skew parameters are measured with default output impedance settings using the reference load.
- 14) ncludes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
- 15) tDQSCK_temp max delay variation as a function of Temperature.
- 16) tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/abs{V1-V2}.
- 17) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 18) tXSR/tXP/tZQLAT are defined as "to the first rising clock edge next valid command".
- 19) Refresh Rate is specified by MR4, OP[2:0].
- 20) Timing derating applies for operation at 85°C
- 21) The length of Write Postamble depends on MR3 OP1 setting.
- 22) The same voltage and temperature are applied to tDQS2CK_rank2rank.
- 23) t_{DQSCK rank2rank} parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 24) Delay time has to satisfy both analog time(ns) and clock count(tCK).

It means that t_{FSCKF} will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.




Figure 23. t_{ESCKE} Timing

25) MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

26) Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, t_{CMDCKE} will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown below.





Figure 24. t_{CMDCKE} Timing

27)In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.

28) twill twill the similar manner to tdlVW_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window. The DQS input mask for timing with respect to CK is shown in Figure 25. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.



 $\label{eq:continuous} \textbf{Figure 25. DQS_t/DQS_c to CK_t/CK_c timings at the DRAM pins referenced from the internal latch}$

29) If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.



- 30) DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.
- 31) See Masked Write Operation for detail.
- 32) Devices supporting 4266Mbps specification shall support these timings at lower data rates.
 33) Exit Command Bus Training Mode to next valid command delay Time depends on value of V_{REF}(CA) setting: MR12 OP[5:0] and V_{REF}(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of $V_{REF}(DQ)$ level is same as $V_{REF}(CA)$ level.
- 34) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 35) This value is also valid for 1600Mbps Single-Ended CK ODT-off case.
- 36) This value is also valid for 1600Mbps Single-Ended WDQS ODT-off case.

Confidential -92 / 103-Rev.1.0 Sept. 2025



13.5 CA Rx Voltage and Timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.





Figure 27. Across pin V_{REFCA} voltage variation

Vcent_CA(pin avg) is defined as the midpoint between the largest Vcent_CA voltage level and the smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in <u>Figure 27.</u> This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

Confidential -93 / 103- Rev.1.0 Sept. 2025

CK_t, CK_c Data-in at DRAM Pin

Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK_t/CK_c crossing at the DRAM pin.

Figure 28. CA Timings at the DRAM pins

All of the timing terms in Figure 28. are measured from the CK_t/CK_c to the center(midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA(pin mid).




Figure 29. CA TcIPW and SRIN_cIVW definition (for each input pulse)

NOTE:

 $\label{eq:continuous} \mbox{1) SRIN_cIVW=VcIVW_Total/(tr\ or\ tf),\ signal\ must\ be\ monotonic\ within\ tr\ and\ tf\ range.}$

Confidential -94 / 103- Rev.1.0 Sept. 2025






Figure 30. CA VIHL_AC definition (for each input pulse)

[Table 63] DRAM CMD/ADR, CS

	<u> </u>																
Symbol		Parameter DQ-1333 A)		DQ-1600				DO-	DQ-1866		DQ-3200		3733	DQ-4266			
	Parameter			Clock	Clock SE 8) Cloc		Clock Diff. 9)		DQ-1000		DQ-3200		0700	DQ 4200		Unit	NOTE
		min	max	min	max	min	max	min	max	min	max	min	max	min	max		
VcIVW	Rx Mask voltage - p-p	-	175	-	220	-	175	-	175	-	155	-	150	-	145	mV	1,2,3
TcIVW	Rx timing window	-	0.3	-	0.35	-	0.3	-	0.3	-	0.3	-	0.3	-	0.3	UI*	1,2,3
VIHL_AC	CA AC input pulse ampli- tude pk-pk	210	-	210	1	210	-	210	-	190	-	180	-	180	-	mV	4,7
TcIPW	CA input pulse width	0.55	-	0.55		0.55	-	0.55	-	0.6	-	0.6	-	0.6	-	UI*	5
SRIN_cIV W	Input Slew Rate over VcIVW	1	7	1	7	1	7	1	7	1	7	1	7	1	7	V/ns	6

* UI=tCK(avg)min

NOTE .

- 1) CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- 2) Rx mask voltage VcIVW total(max) must be centered around Vcent_CA (pin_mid).
- 3) Vcent_CA must be within the adjustment range of the CA internal Vref.
- 4) CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
- 5) CA only minimum input pulse width defined at the Vcent_CA (pin mid).
- 6) Input slew rate over VcIVW Mask centered at Vcent_CA (pin mid).
- 7) VIHL_AC does not have to be met when no transitions are occurring.
- 8) MR51 OP[3] = 1B : Single ended clock, Only CK_t.
- 9) MR51 OP[3] = 0B : Differential Clock (Default), CK_t /CK_c
- A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TcIVW(ps) = 450ps at or below 1333 operating frequencies.

Confidential -95 / 103- Rev.1.0 Sept. 2025



13.6 DRAM Data Timing




Figure 31. Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group

Confidential -96 / 103- Rev.1.0 Sept. 2025




Figure 32. Read data timing tQW valid window defined per DQ signal



[Table 64] Read output timings

Parameter	Sym-)R4X- /1866)R4X- /2400	LPDE 32	0R4X-		R4X-	LPDDR4X- 4266		Units	Notes
	DOI	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	,	
Data Timing													
DQS_t, DQS_c to DQ Skew total, pe r group, per access (DBI-Disabled)	t _{DQSQ}	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	t _{QH}	min(t _Q SH,t _{QS} L)	-	min(t _Q	-	$\begin{array}{c} \text{min}(t_Q\\ \text{SH},\\ t_{QSL}) \end{array}$	-	min(t _Q	-	min(t _Q SH, t _{QSL})	-	UI	
DQ output window time total, per pin (DBI-Disabled)	t _{QW_tot}	0.75	-	0.73	-	0.7	-	0.7	-	0.7	-	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	t _{QW_dj}	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	UI	2,3
DQS_t, DQS_c to DQ Skew total, p er group, per access (DBI-Enabled)	t _{DQSQ}	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	t _{QH_DBI}	min (t _{QSH_DB} , t _{QSL_DBI})	-	min (t _{QSH_DB} , t _{QSL_DBI})	-	min (t _{QSH_DB} , t _{QSL_DBI})	-	min (t _{QSH_DB} , t _{QSL_DBI})	-	min (t _{QSH_DB} , t _{QSL_DBI})	-	C	
DQ output window time total, per pin (DBI-Enabled)	t _{QW_tot}	0.75	-	0.73	-	0.7	-	0.7	-	0.7	-	UI	3
Data Strobe Timing													
DQS_t, DQS_c differential output low time (DBI-Disabled)	t _{QSL}	t _{CL(abs})-0.05	-	t _{CL(abs})-0.05	-	t _{CL(abs})-0.05	-	t _{CL(abs})-0.05	-	t _{CL(abs})-0.05	-	t _{CK(avg)}	3,4
DQS_t, DQS_c differential output high time (DBI-Disabled)	t _{QSH}	t _{CH(abs})-0.05	-	t _{CH(abs})-0.05	-	t _{CH(abs})-0.05	-	t _{CH(abs})-0.05	-	t _{CH(abs})-0.05	-	t _{CK(avg)}	3,5
DQS_t, DQS_c differential output low time (DBI-Enabled)	t _{QSL_D}	t _{CL(abs)}		t _{CL(abs)}		t _{CL(abs)}		t _{CL(abs)}		t _{CL(abs)}		t _{CK(avg)}	4,6
DQS_t, DQS_c differential output high time (DBI-Enabled)	t _{QSH_D}	t _{CH(abs})- 0.045	-	t _{CH(abs})- 0.045	-	t _{CH(abs})- 0.045	-	t _{CH(abs})- 0.045	-	t _{CH(abs})- 0.045	-	t _{CK(avg)}	5,6

Unit UI = tCK(avg)min/2

NOTE:

- 1) The deterministic component of the total timing. Measurement method tbd.
- 2) This parameter will be characterized and guaranteed by design.

 3) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater
- of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

 4) tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as it measured the next rising edge from an arbitrary falling edge.

 5) tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as it measured the next rising edge from an arbitrary falling edge.

 6) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

Confidential -98 / 103-Rev.1.0 Sept. 2025

13.7 DQ Rx Voltage And Timing

The DQ input receiver mask for voltage and timing is shown <u>Figure 33.</u> is applied per pin. The "total" mask (VdIVW_total, TdiVW_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.




Figure 33. DQ Receiver (Rx) mask




Figure 34. Across pin V_{REF}DQ voltage variation

Vcent_DQ(pin mid) is defined as the midpoint between the largest Vcent_DQ voltage level and the smallest Vcent_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e., widest opening, of the cumulative data input eye as depicted in <u>Figure 34</u>. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.

Confidential -99 / 103- Rev.1.0 Sept. 2025






Figure 35. DQ to DQS t_{DQS2DQ} & t_{DQDQ} Timings at the DRAM pins referenced from the internal latch

NOTE:

- 1) t_{DQS2DQ} is measured at the center(midpoint) of the TdiVW window.
- 2) DQz represents the max $t_{\mbox{\scriptsize DQS2DQ}}$ in this example.
- 3) DQy represents the min t_{DQS2DQ} in this example.






Figure 36. DQ TdIPW and SRIN_dIVW definition (for each input pulse)

NOTE:

1) SRIN_dIVW=VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.




Figure 37. DQ VIHL_AC definition (for each input pulse)



[Table 65] DRAM DQs In Receive Mode;

		1600 ^{A)}			1866/2133/			3200							
Symbol	Parameter	WD SE	QS ¹⁷⁾		QS f ¹⁸⁾		00	32	00	37	33	4	1266	Unit	Note
		min	max	min	max	min	max	min	max	min	max	min	max		
VdIVW_total	Rx Mask voltage - p-p total	-	180	-	140	-	140	-	140	-	130	-	120	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.35	-	0.22	-	0.22	-	0.25	-	0.25	-	0.25	UI*	1,2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	UI*	1,2,4,12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	180	-	180	-	180	-	170	-	mV	5,13
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45	-	0.45	-	0.45	-	0.45	1	0.45	-	0.45	-	UI*	6
t _{DQS2DQ}	DQ to DQS offset	250	700	250	700	250	700	250	700	250	700	250	700	ps	7
t _{DQ2DQ}	DQ to DQ offset	-	30	-	30	-	30	-	30	-	30		30	ps	8
t _{DQS2DQ_temp}	DQ to DQS offset tempera- ture variation	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	ps/°C	9
t _{DQS2DQ_volt}	DQ to DQS offset voltage variation	-	25	-	25	-	25	-	25	-	25	-	25	ps/ 50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_total	1	7	1	7	1	7	1	7	1	7	1	7	V/ns	11
t _{DQS2DQ_rank2ran} k	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	-	200	-	200	-	200	ps	14,15,16

* UI=tck(avg)min/2

- 1) Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.

 2) The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3) Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
 4) Vcent_DQ must be within the adjustment range of the DQ internal Vref.
- +) Voent_DQ must be within the adjustment range of the DQ internal Vrer.

 5) DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ

 6) DQ only input pulse within byte from DRAM pin to DRAM pin to DRAM process, voltage a

 8) DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage a

- 8) DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 9) TDQS2DQ max delay variation as a function of temperature.
- 10)TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package.
- 11) Input slew rate over VdIVW Mask centered at Vcent_DQ(pin mid).
- 12) Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 13) VIHL_AC does not have to be met when no transitions are occurring.
- 14) The same voltage and temperature are applied to tDQS2DQ_rank2rank
- 15) t_{DQS2DQ_rank2rank} parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 16)tDQS2DQ_rabk2rank support was added to JESD209-4B, some older devices designed to support JESD209-4 and JESD209-4A may not support this parameter. Refer to ven-
- 17) MR51 OP[2]=1B: Single ended Write DQS.
- 18) MR51 OP[2]=0B: Differential Write DQS.
- A) The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. For example TdIVW_total(ps) = 137.5ps at or below 1600 operating frequencies.

Confidential -102 / 103-Rev.1.0 Sept. 2025



PART NUMBERING SYSTEM

		LPDDF	R4X PAR	RT N	IUMBERI	NG SYS	STEM		
AS4C	512M16	MD4V	Α	•	62	В	C/I/A	N	XX
AS: Alliance Memory 4C: DRAM Product Line	Memory Organization 512M16: 8Gb (512Mx16) 1G16: 16Gb (1Gx16)	Product MD4V: LPDDR4X	Blank: initial release A: Die Rev.A	-	Max Clock 062: 1600MHz 053: 1866MHz 046: 2133MHz	Package B:FBGA	Temperature C:Commercial I:Industrial A:Automotive	&Halogen	Packing Media None: Tray TR: Reel



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456

Fax: 425-896-8628 www.alliancememory.com Copyright © Alliance Memory

All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential -103 / 103- Rev.1.0 Sept. 2025