















**AC OPERATING CONDITIONS**

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level : 0.4 to 2.4V

Input Rise and Fall Time : 5ns

Input and Output reference Voltage : 1.5V


 Output Load (See right) : CL<sup>1)</sup> = 100pF + 1 TTL(70nsec)

 CL<sup>1)</sup> = 30pF + 1 TTL(45ns/55ns)

1. Including scope and Jig capacitance

 2. R<sub>1</sub>=3070Ω, R<sub>2</sub>=3150Ω



 3. V<sub>TM</sub>=2.8V

 4. CL = 5pF + 1 TTL (measurement with t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>OLZ</sub>, t<sub>OHZ</sub>, t<sub>WHZ</sub>)

**READ CYCLE** (V<sub>CC</sub> = 2.7 to 3.6V, Gnd = 0V, T<sub>A</sub> = -40°C to +85°C)


Parameter	Symbol	45ns		Unit
		Min	Max	
Read cycle time	t <sub>RC</sub>	45	-	ns
Address access time	t <sub>AA</sub>	-	45	ns
Chip select to output	t <sub>CO1</sub> , t <sub>CO2</sub>	-	45	ns
Output enable to valid output	t <sub>OE</sub>	-	30	ns
Chip select to low-Z output	t <sub>LZ1</sub> , t <sub>LZ2</sub>	5	-	ns
Output enable to low-Z output	t <sub>OLZ</sub>	5	-	ns
Chip disable to high-Z output	t <sub>HZ1</sub> , t <sub>HZ2</sub>	0	20	ns
Output disable to high-Z output	t <sub>OHZ</sub>	0	20	ns
Output hold from address change	t <sub>OH</sub>	10	-	ns

Parameter	Symbol	45ns		Unit
		Min	Max	
Write cycle time	t <sub>WC</sub>	45	-	ns
Chip select to end of write	t <sub>CW1</sub> , t <sub>CW2</sub>	45	-	ns
Address setup time	t <sub>AS</sub>	0	-	ns
Address valid to end of write	t <sub>AW</sub>	45	-	ns
Write pulse width	t <sub>WP</sub>	45	-	ns
Write recovery time	t <sub>WR</sub>	0	-	ns
Write to output high-Z	t <sub>WHZ</sub>	0	20	ns
Data to write time overlap	t <sub>DW</sub>	25	-	ns
Data hold from write time	t <sub>DH</sub>	0	-	ns
End write to output low-Z	t <sub>OW</sub>	5	-	ns



**TIMING DIAGRAMS**
**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled,  $\overline{CS1}=\overline{OE}=V_{LL}$ ,  $CS2=\overline{WE}=V_{IH}$ )

**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE}=V_{IH}$ )

**NOTES (READ CYCLE)**

- $t_{HZ1,2}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- At any given temperature and voltage condition,  $t_{HZ1,2}(\text{Max.})$  is less than  $t_{LZ1,2}(\text{Min.})$  both for a given device and from device to device interconnection.

**TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)**

**NOTES (WRITE CYCLE)**


1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS1}$ , a high CS2 and low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  goes low, CS2 goes high and  $\overline{WE}$  goes low. A write ends at the earliest transition among  $\overline{CS1}$  goes high, CS2 goes low and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS1}$  going low or CS2 going high to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low.

**DATA RETENTION CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1</sup>	1.5	-	3.6	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> =1.5V, I <sub>SB1</sub> Test Condition (Chip Disabled) <sup>1</sup>	-	-	4	μA
Chip Deselect to Data Retention Time	t <sub>SDR</sub>	See data retention wave form	0	-	-	ns
Operation Recovery Time	t <sub>RDR</sub>		t <sub>RC</sub>	-	-	

**NOTES**

- See the I<sub>SB1</sub> measurement condition of datasheet page 5.


**DATA RETENTION WAVE FORM**


## PACKAGE DIMENSION

44 - TSOP2 (0.8mm pin pitch)


### 44 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

Unit : millimeters / inches



48 Ball Fine Pitch BGA (0.75mm ball pitch)

Unit: millimeters



	Min	Typ	Max
A	-	0.75	-
B	7.95	8.00	8.05
B1	-	3.75	-
C	9.95	10.00	10.05
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	-	1.00
E1	-	-	0.70
E2	0.20	0.25	0.30
Y	-	-	0.08

**NOTES**

1. Bump counts : 48(8row x 6column)
2. Bump pitch : (x,y)=(0.75x0.75) (typ.)
3. All tolerance are +/-0.050 unless otherwise specified.
4. Typ : Typical
5. Y is coplanarity : 0.08(Max)