

64M Bits(4Mx16) LOW POWER CMOS SRAM

REVISION HISTORY

AS6C6416-55TIN 48pin TSOPI

Revision	Description	Issue Date
Rev. 1.0	Initial Issue	July.2017

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Confidential - 1 of 12 - Rev.1.0 July 2017



64M Bits(4Mx16) LOW POWER CMOS SRAM

FEATURES

Fast access time : 55ns
 Low power consumption:

 Operating current : 12mA (TYP.)

 Standby current : 12µA(TYP.)
 Single 2.7V ~ 3.6V power supply

■ Single 2.7V ~ 3.6V power supply■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data byte control :

(i) BYTE# fixed to V_{CC}
LB# controlled DQ0 ~ DQ7
UB# controlled DQ8 ~ DQ15

(ii) BYTE# fixed to V_{SS}

DQ15 used as address pin, while DQ8~DQ14 pins not used

■ Data retention voltage : 1.2V (MIN.)

■ ROHS Compliant-Pb free

■ Package: 48-pin 12mm x 20mm TSOP I

GENERAL DESCRIPTION

The AS6C6416 is a 67,108,864-bit low power CMOS static random access memory organized as 4,194,304 words by 16 bits or 8,388,608 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The AS6C6416 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C6416 operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	V Panga	Spood	Power D	Power Dissipation	
Family	Temperature	V _{CC} Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)	
AS6C6416-55TIN	-40 ~ 85℃	2.7 ~ 3.6V	55ns	12µA	12mA	

FUNCTIONAL BLOCK DIAGRAM




PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A21	Address Inputs(word mode)
A-1 - A21	Address Inputs(byte mode)
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
V _{CC}	Power Supply
V_{SS}	Ground



64M Bits(4Mx16) LOW POWER CMOS SRAM

PIN CONFIGURATION



TSOP I



64M Bits(4Mx16) LOW POWER CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V _{CC} relative to V _{SS}	V_{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V_{SS}	V_{T2}	-0.5 to V _{CC} +0.5	V
Operating Temperature	T _A	-40 to 85	$^{\circ}\!\mathbb{C}$
Storage Temperature	T _{STG}	-65 to 150	$^{\circ}$
Power Dissipation	P_{D}	1	W
DC Output Current	l _{оит}	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE# CE2		BYTE#	TE# OE#		LB# UB#	I/C	SUPPLY			
MODE	CE#	CEZ	DIIE#	OE#	WE#	LD#	UD#	DQ0-DQ7	DQ8-DQ14	DQ15	CURRENT
	Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	
Standby	Χ	L	X	Χ	Χ	Χ	Χ	High-Z	High-Z	High-Z	I _{SB1}
	Χ	Χ	Н	Χ	Χ	Η	Η	High-Z	High-Z	High-Z	
Output	L	Η	Н	Н	Τ	L	Х	High-Z	High-Z	High-Z	
Output Disable	L	Н	Н	Н	Н	Χ	L	High-Z	High-Z	High-Z	I_{CC},I_{CC1}
Disable	L	Н	L	Н	Н	L	L	High-Z	High-Z	A-1	
	L	Н	Н	L	Н	L	Н	D _{OUT}	High-Z	High-Z	
Read	L	Н	Н	L	Н	Н	L	High-Z	D _{OUT}	D_OUT	I_{CC},I_{CC1}
	L	Н	Н	L	Н	L	L	D _{OUT}	D _{OUT}	D_OUT	
	L	Н	Н	Х	L	L	Н	D _{IN}	High-Z	High-Z	
Write	L	Н	Н	Χ	L	Н	L	High-Z	Ď _{IN}	\dot{D}_IN	I_{CC},I_{CC1}
	L	Н	Н	Χ	L	L	L	D_IN	D_IN	D_IN	
Byte# Read	L	Н	L	L	Н	L	L	D _{OUT}	High-Z	A-1	I _{CC} ,I _{CC1}
Byte # Write	L	Н	L	Х	L	L	L	D _{IN}	High-Z	A-1	I _{CC} ,I _{CC1}

Notes:

Confidential - 4 of 12 - Rev.1.0 July 2017

^{1.} $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

^{2.} The BYTE# pin has to be tied to V_{CC} to use the device as a 4M x 16 SRAM, and to be tied to V_{SS} as a 8M x 8 SRAM. In the 8M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to V_{SS} , while DQ8 to DQ14 pins are not used.



64M Bits(4Mx16) LOW POWER CMOS SRAM

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	ON	MIN.	TYP. ^{^4}	MAX.	UNIT
Supply Voltage	V _{CC}		2.7	3.0	3.6	V	
Input High Voltage	V _{IH}			2.2	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL} *2			- 0.2	-	0.6	V
Input Leakage Current	I _{LI}	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	I _{LO}	$V_{CC} \ge V_{OUT} \ge V_{SS}$ Output Disabled	- 1	-	1	μA	
Output High Voltage	V _{OH}	$I_{OH} = -1mA$		2.2	2.7	-	V
Output Low Voltage	V _{OL}	I _{OL} = 2mA		-	-	0.4	V
Average Operating	Icc	$I_{I/O} = 0mA$	CE#≦0.2V and CE2≧V _{CC} -0.2V			20	mA
Power supply Current	I _{CC1}	Cycle time = 1μ s CE# \leq 0.2V and CE2 \leq V _{CC} -0.2V $_{VO}$ = 0mA Other pins at 0.2V or V _{CC} -0.2V		-	3	5	mA
		CE#≧V _{CC} -0.2V	25 ℃ *5	-	12	32	μA
Standby Power		or CE2≦0.2V	40 °C *5	-	12	36	μA
Supply Current	I _{SB1}	Other pins at 0.2V	70℃	-	-	100	μA
		or V _{CC} -0.2V	85℃	ı	-	160	μA

- 1. $V_{IH}(max)$ = V_{CC} + 2.0V for pulse width less than 6ns. 2. $V_{IL}(min)$ = V_{SS} 2.0V for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values, measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C, are included for reference only and are not guaranteed or tested.
- 5. This parameter is measured at V_{cc}=3.0V.

CAPACITANCE $(T_A = 25\% f = 1.0MHz)$

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C _{IN}	-	15	pF
Input/Output Capacitance	C _{I/O}	-	20	pF

Note: These parameters are guaranteed by device characterization, but not production tested.



64M Bits(4Mx16) LOW POWER CMOS SRAM

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6C641	6-55TIN	UNIT
PARAMETER	STIVI.	MIN.	MAX.	UNII
Read Cycle Time	t _{RC}	55	-	ns
Address Access Time	t _{AA}	-	55	ns
Chip Enable Access Time	t _{ACE}	-	55	ns
Output Enable Access Time	t _{OE}	-	30	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	5	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	20	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	20	ns
Output Hold from Address Change	t _{OH}	10	-	ns
LB#, UB# Access Time	t _{BA}	-	55	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns

(2) WRITE CYCLE

CVM	AS6C641	UNIT	
STIVI.	MIN.	MAX.	UNII
t _{WC}	55	-	ns
t _{AW}	50	-	ns
t _{CW}	50	-	ns
t _{AS}	0	-	ns
t _{WP}	45	-	ns
t_{WR}	0	-	ns
t_{DW}	25	-	ns
t_{DH}	0	-	ns
t _{OW} *	5	-	ns
t _{WHZ} *	-	20	ns
t _{BW}	50	-	ns
	taw tcw tas twp twr tbw tbh tow* twhz*	SYM. MIN. t _{WC} 55 t _{AW} 50 t _{CW} 50 t _{AS} 0 t _{WP} 45 t _{WR} 0 t _{DW} 25 t _{DH} 0 t _{OW} * 5 t _{WHZ} * - t _{BW} 50	MIN. MAX. twc 55 - taw 50 - tcw 50 - tas 0 - twp 45 - twr 0 - tbw 25 - tbh 0 - tow* 5 - twhz* - 20

^{*}These parameters are guaranteed by device characterization, but not production tested.


Confidential - 6 of 12 - Rev.1.0 July 2017




64M Bits(4Mx16) LOW POWER CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes:

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
- 4.t_{CLZ}, t_{BLZ}, t_{CLZ}, t_{CHZ}, t_{BHZ} and t_{OHZ} are specified with C_L = 5pF. Transition is measured ±500mV from steady state.
- $5. At any given temperature and voltage condition, t_{\text{CHZ}} is less than t_{\text{CLZ}} \text{, } t_{\text{BHZ}} is less than t_{\text{BLZ}}, t_{\text{OHZ}} is less than t_{\text{CLZ}}.$




64M Bits(4Mx16) LOW POWER CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)





64M Bits(4Mx16) LOW POWER CMOS SRAM

WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tpw to allow the drivers to turn off and data to be placed
- 3.During this period, I/O pins are in the output state, and input signals must not be applied.
 4.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a
- $5.t_{OW}$ and t_{WHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500 \text{mV}$ from steady state.



64M Bits(4Mx16) LOW POWER CMOS SRAM


DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V_{DR}	$CE\# \ge V_{CC}$ - 0.2V or $CE2 \le 0.2V$		1.2	-	3.6	V
		\\ 4.0\\	25 ℃	-	10	32	μΑ
Data Retention Current		Vcc = 1.2V $CE\# \ge V_{CC}-0.2V$ or $CE2 \le 0.2V$ Other pins at 0.2V or $V_{CC}-0.2V$	40℃	-	10	36	μΑ
	I _{DR}		70℃	-	-	100	μA
			85 ℃	-	-	160	μΑ
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)		0	-	-	ns
Recovery Time	t _R			t _{RC*}	-	-	ns


 $t_{\text{RC}^{\star}}$ = Read Cycle Time

DATA RETENTION WAVEFORM


Low V_{CC} Data Retention Waveform (1) (CE# controlled)



Low V_{CC} Data Retention Waveform (2) (CE2 controlled)



Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)






64M Bits(4Mx16) LOW POWER CMOS SRAM

PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

				•
	SYMBOLS	MIN.	NOM.	MAX
	A	ı	_	1.20
	A1	0.05	_	0.15
	A2	0.95	1.00	1.05
	ь	0.17	0.22	0.27
	С	0.10	_	0.21
Δ		19.80	20.00	20.20
Δ	□1	18.30	18.40	18.50
Λ	Е	11.90	12.00	12.10
	₽	0	С	
	L	0.50	0.60	0.70
Λ	L1	1	0.80	1
Δ	Υ	_	_	0.10
Δ	θ	Ġ	_	5

NOTES:

- 1 JEDEC OUTLINE : MO-142 DO
- 2.PROFILE TOLERANCE ZONES FOR 01 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.D MENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE 6 DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



64M Bits(4Mx16) LOW POWER CMOS SRAM

ORDERING INFORMATION

AS6C	6416	-55	Т	1	N	XX
SRAM prefix	Device Number 64 = 64M 16 = x16	Access Time	Package Option T=48 pin TSOP I(12x20mm)	Temperature Range I = Industrial (-40 to + 85 °C	N = Lead Free RoHS compliant part	Packing Type None:Tray TR:Reel



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential - 12 of 12 - Rev.1.0 July 2017