

# 4M SRAM 44L TSOP II(400mil) Reliability Test Report

Device No. :	AS6C4016B-45ZIN	
Description :	4M (256KX16) Bits Low Pow	er SRAM
Prepared by :	QRA Dept.	
Approved Date :	2023.03.15	
Document No :	310-9N8-AG3	Rev : A



# 511 Taylor way. San Carlos, CA 94070, Tel:650-610-6801

# (1.) Introduction

This report provides an overview of the reliability test conditions and results of Low Power 256Kx16 CMOS SRAM. In ALLIANCE MEMORY, the basic policy is to maintain electrical characteristics within the limits established in the specifications of each device.

#### (2.) Product information

The AS6C4016B-45ZIN is a 256Kx16 bits low power CMOS static random access memory. It is fabricated using high performance, high reliability CMOS technology. The AS6C4016B-45ZIN operates from a single 3.3V power supply and all inputs and outputs are fully TTL compatible.

The following is the basic process and package information of this device.

L/F material	A42 / C7025 / EFTEC64T		
Wire Bond material	Au φ23um Cu φ20/23um	1	
Package material	Lead Free (Green)		
Lead Finish	Pure Sn (100% Matte Tin)		
Die attach adhesive	Hitachi EN-4900 / Sumitomo CRM-1076		
Molding compound	Hitachi CEL-9200HF Sumitomo MEM-G63		

### (3.) Reliability Test Result

#### (3.1) Life Tests

\*HTOL :

HTOL is a "high temperature operating life" test .All memory cells were written with march pattern at Vcc\_max=4.8V and ambient temperature =  $125^{\circ}$ C during HTOL test. The data for this test is presented in the following table:

Test Method			Result	
Reference Standard	Test Condition	LTPD %	Samples	Fails
	Vcc_max=4.8V		77 (I665714A0552O) 80	0
JEDEC-STD-22-A108	•	5	(I895534B0231O)	0
	1000 hrs		80 (l666429C1131O)	0



# FAILURE RATE CALCULATION

Accelerated test would expose any possible design and process flaws, it is also used to predict failure rates through the Arrhenius Equation under normal operation.

Acceleration factor(AF)

AF(Temperature) = exp[(Ea/K)(1/T1 – 1/T2)] Ea : activation energy K : Boltzman constant(8.62\*E-5 eV/K) T1 : max. operating temperature(absolute temperature K) T2 : stress temperature(absolute temperature K)

AF(voltage) = exp( $\beta \Delta V$ )

 $\beta$ : constant that is function of dielectric type and thickness  $\Delta V$ : stress voltage - max. operating voltage

So; the acceleration factor (AF)=AF(temperature)\*AF(voltage)

Sample calculation with Ea=0.69 eV AFT(125℃,70℃)=25.15 AFV(4.8V,3.6V)=37.94

AF(total)=AF(temperature)\*AF(voltage)=954.30

Failure Rate( F.R.) =[ $X^{2}$ (1-CL,2N+2)]/2EDH (FIT)]

X<sup>2</sup> : CHI SQUARE Function CL: Confidence Level N : No of Failure EDH : Equivalent Device Hour

Test item		Device Hours At Temp.=70 °C Vcc =3.6 V	-	Failure rate at 70 °C	
HTOL	237000	2.26E+08	0/237	4.05 FIT	
	Beend on $CL = 60\%$				

Based on CL=60%



#### (3.2) Environmental Tests

The purpose of environmental test is to measure the device that resists to exposure at high and low temperature, and high humidity conditions.

# a) Temperature Cycling Test (TCT)

The purpose of temperature cycle testing is to study the effect of thermal expansion mismatch among the different component with in a specific die and package system. Such as wire bond, die bond and package irregularities, die crack ...etc. The data for this test is presented in the following table:

Tes	Test Method			
Reference Standard	Test Condition	LTPD %	Samples	Fails
			77 (IL01006A0430S)	0
	650C to 1500C		77 (I188580L0631S)	0
JEDEC-STD-22-A104	-65°C to 150°C 24 min/cycle 500 cycle	5	77 (IL23059F0330S)	0
	JUU Cycle		77 (I213589O05W4S)	0
			77 (I665714B1531S)	0

### b) Thermal Shock Test (TST)

Thermal shock testing is similar to TCT (temperature cycling test), except that in thermal shock tests an additional stress is provided: a sudden change in temperature due to a rapid transfer time. Thus this test can detect failure mechanisms caused by temperature transient and temperature gradient. The data for this test is presented in the following table:

Tes	Test Method			
Reference Standard	Test Condition	LTPD %	Samples	Fails
			45 (IA684555D6F4C)	0
JEDEC-STD-22-A106	-65°C to 150°C	5	45 (CYC18370A430C)	0
JEDEC-31D-22-A100	11 min/cycle 500 cycle	5	77 (IA899370BX30C)	0
			45 (IA899391A23PH)	0



#### c) Pressure Cooker Test (PCT)

PCT test is performed to evaluate the moisture resistance of non-hermetic packaged units. Devices are subject to pressure, humidity, and elevated temperature to accelerate the penetration of moisture through the molding compound or along the interface of the device pins and molding compound. The data for this test is presented in the following table:

Tes	Test Method			
Reference Standard	Test Condition	LTPD %	Samples	Fails
			77 (C152067J0231S)	0
	2 atms		77 (IL01006A0430S)	0
JEDEC-STD-22-A102	2 auns 121℃/100%RH 168 hrs	5	77 (I188580L0631S)	0
	100 1115		77 (IL23059F0330S)	0
			77 (I213589O05W4S)	0

#### e) Highly Accelerated Stress Test (HAST)

HAST is performed to evaluate the non-hermetic packaging of solid state equipment in humid environments. HAST accelerates the penetration of moisture through the external protective material or at the seals around the chip leads. The data for this test is presented in the following table:

Test Method Result Test Condition **Reference Standard** LTPD % Samples Fails 77 0 (IL01006A0430S) 77 0 2 atms (I188580L0631S) 130°C/85%RH 77 JEDEC-STD-22-A110 5 0 no bias (IL23059F0330S) 168 hrs 77 0 (I213589005W4S) 77 0 (I665714B1531S)



# f) High Temperature Storage Test (HTST)

HTSL is typically used to determine the effect of time and temperature, under storage conditions, for thermally activated failure mechanisms of solid state electronic devices, including nonvolatile memory devices (data retention failure mechanisms). During the test elevated temperatures (accelerated test conditions) are used without electrical stress applied. The data for this test is presented in the following table:

Те	Test Method			
Reference Standard	Test Condition	LTPD %	Samples	Fails
		5	77 (IK47048C0230S)	0
		5	77 (IM35321D023AS)	0
JEDEC-STD-22-A103	Temperature: 150℃ Read out: 1000 hrs	5	77 (IM11517D0330S)	0
		5	77 (I213589O05W4S)	0
		5	77 (I665714B1531S)	0

### (3.3) ESD Test

Test Item	Test Method				Result
iest item	Reference Standard	Test Condition	Calss	Sample	Result
H.B.M.	JEDEC-STD-22-A114	R=1.5 Kohm C=100 pF	3A	18	0/18 >±4.0KV
M.M.	JEDEC-STD-22-A115	R=0 ohm C=200 pF	С	18	0/18 >±400V
C.D.M	JESD22-C101	Without socket	III	12	0/12 >±800V

#### (3.4) Latch-up Test

Test Item		Test Method			Result
lest item	Reference Standard Test Condition		Class	Sample	Result
Latah Un	JEDEC-STD-78	Current trigger	I	11	0/11 >±400mA
Latch-Up	(With socket)	Voltage trigger	I	3	0/3 >5.55∨



# (3.5) Solderability Test

Solderability test is to evaluate device package be joined to another surface using solder.

The data for this test is presented in the following table:

Test	Vethod	Result	
Reference Standard	Test Condition	Samples	Fails
		5 (I153623M0264O)	0
JEDEC STD-22-B102	1. Sn / 3.0Ag / 0.5Cu 2. Steam aging: 8hrs	5 (IA661383C664C)	0
JEDEC STD-002 MIL-STD-883E-2003	(93°C/100% R.H./1atm) 3. 245±5°C, 5 sec.	5 (I213589O05W4S)	0
	>95% solder covering	5 (IV42187F0830S)	0
		5 (IU14382B0330S)	0



# Appendix

# **Reversion History**

Rev.	Effective Date	Init.	Description of Changing
Α	Mar.15.2023	QRA	Initial Issue.