

Revision History
32K x 8 BIT HIGH SPEED CMOS SRAM

Revision	Details	Date
Rev 1.0	Initial Release	June. 2024

FEATURES

- Fast access time :15ns
- Low power consumption:
Operating current : 80mA (5V TYP)
40mA (3V TYP)
Standby current : 1mA /0.5mA (5V/3V TYP)
- Wide power supply: 2.7V ~ 5.5V
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data retention voltage : 2.0V (MIN.)
- Green package available
- Package : 28-pin 300 mil Skinny PDIP

GENERAL DESCRIPTION

The AS7C256C is a 262,144-bit high speed CMOS static random access memory organized as 32,768 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The AS7C256C is well designed for high speed system application. Easy expansion is provided by using an active LOW Chip Enable(CE#). The active LOW Write Enable(WE#) controls both writing and reading of the memory.

The AS7C256C operates from a single power supply. The range of supply voltage is from 2.7V to 5.5V and all inputs and outputs are fully TTL compatible.


PRODUCT FAMILY

Product Family	Operating Temperature	V _{CC} Range	Speed	Power Dissipation	
				(I _{SB1} , TYP.) 5V/3V	(I _{CC} , TYP.) 5V(3V)
AS7C256C-15PCN	0 ~ 70°C	2.7 ~ 5.5V	15ns	2μA/1uA	80mA (40mA)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A14	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V_{CC} relative to V_{SS}	V_{T1}	-0.5 to 6.5	V
Voltage on any other pin relative to V_{SS}	V_{T2}	-0.5 to $V_{CC}+0.5$	V
Operating Temperature	T_A	0 to 70	°C
Storage Temperature	T_{STG}	-65 to 150	°C
Power Dissipation	P_D	1	W
DC Output Current	I_{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	High-Z	I_{SB1}
Output Disable	L	H	H	High-Z	I_{CC}
Read	L	L	H	D_{OUT}	I_{CC}
Write	L	X	L	D_{IN}	I_{CC}

Note: H = V_{IH} , L = V_{IL} , X = Don't care.

DC ELECTRICAL CHARACTERISTICS

For $V_{CC} = 2.7V \sim 5.5V$

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.* ⁴	MAX.	UNIT
Supply Voltage	V_{CC}		2.7	5.0	5.5	V
Input High Voltage	V_{IH}^{*1}		2.4	-	$V_{CC}+0.5$	V
Input Low Voltage	V_{IL}^{*2}		-0.5	-	0.8	V
Input Leakage Current	I_{LI}	$V_{CC} \cong V_{IN} \cong V_{SS}$	-1	-	1	μA
Output Leakage Current	I_{LO}	$V_{CC} \cong V_{OUT} \cong V_{SS}$, Output Disabled	-1	-	1	μA
Output High Voltage	V_{OH}	$I_{OH} = -4mA$	2.4	-	-	V
Output Low Voltage	V_{OL}	$I_{OL} = 8mA$	-	-	0.4	V
Average Operating Power supply Current	I_{CC}	Cycle time = MIN. CE# = V_{IL} , $I_{I/O} = 0mA$ Others at V_{IL} or V_{IH}	-	80	140	mA
Standby Power Supply Current	I_{SB1}	CE# $\cong V_{CC} - 0.2V$, Others at 0.2V or $V_{CC}-0.2V$	-	1	5	mA

For V_{CC}= 2.7~3.6V

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ^{*4}	MAX.	UNIT
Supply Voltage	V _{CC}		2.7	3.3	3.6	V
Input High Voltage	V _{IH} ^{*1}		2.0	-	V _{CC} +0.5	V
Input Low Voltage	V _{IL} ^{*2}		- 0.5	-	0.6	V
Input Leakage Current	I _{LI}	V _{CC} ≅ V _{IN} ≅ V _{SS}	- 1	-	1	μA
Output Leakage Current	I _{LO}	V _{CC} ≅ V _{OUT} ≅ V _{SS} , Output Disabled	- 1	-	1	μA
Output High Voltage	V _{OH}	I _{OH} = -4mA	2.4	-	-	V
Output Low Voltage	V _{OL}	I _{OL} = 8mA	-	-	0.4	V
Average Operating Power supply Current	I _{CC}	Cycle time = MIN. CE# = V _{IL} , I _{I/O} = 0mA Others at V _{IL} or V _{IH}	-	40	50	mA
Standby Power Supply Current	I _{SB1}	CE# ≅ V _{CC} - 0.2V, Others at 0.2V or V _{CC} -0.2V	-	0.5	3	mA

Notes:

- V_{IH}(max) = V_{CC} + 3.0V for pulse width less than 10ns.
- V_{IL}(min) = V_{SS} - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.

Typical values are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C _{IN}	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L = 30pF + 1TTL, I _{OH} /I _{OL} = -4mA/8mA

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS7C256C-15PCN		UNIT
		MIN.	MAX.	
Read Cycle Time	t _{RC}	15	-	ns
Address Access Time	t _{AA}	-	15	ns
Chip Enable Access Time	t _{ACE}	-	15	ns
Output Enable Access Time	t _{OE}	-	7	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	4	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	0	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	7	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	7	ns
Output Hold from Address Change	t _{OH}	3	-	ns


(2) WRITE CYCLE

PARAMETER	SYM.	AS7C256C-15PCN		UNIT
		MIN.	MAX.	
Write Cycle Time	t _{WC}	15	-	ns
Address Valid to End of Write	t _{AW}	12	-	ns
Chip Enable to End of Write	t _{CW}	12	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t _{WP}	10	-	ns
Write Recovery Time	t _{WR}	0	-	ns
Data to Write Time Overlap	t _{DW}	8	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	ns
Output Active from End of Write	t _{OW} *	4	-	ns
Write to Output in High-Z	t _{WHZ} *	-	8	ns


*These parameters are guaranteed by device characterization, but not production tested.

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)




READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low.
3. Address must be valid prior to or coincident with CE# = low.; otherwise t_{AA} is the limiting parameter.
4. t_{CLZ} , t_{OLZ} , t_{CHZ} and t_{OHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.
5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{OHZ} is less than t_{OLZ} .

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



WRITE CYCLE 2 (CE# Controlled) (1,4,5)



Notes :


1. A write occurs during the overlap of a low CE#, low WE#.
2. During a WE# controlled write cycle with OE# low, t_{WP} must be greater than $t_{WHZ} + t_{OW}$ to allow the drivers to turn off and data to be placed on the bus.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
5. t_{OW} and t_{WHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V _{DR}	CE# \geq V _{CC} - 0.2V	2.0	-	5.5	V
Data Retention Current	I _{DR}	V _{CC} = 2.0V, CE# \geq V _{CC} - 0.2V	-	0.3	2	mA
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t _R		t _{RC} *	-	-	ns



t_{RC}* = Read Cycle Time

DATA RETENTION WAVEFORM



PACKAGE OUTLINE DIMENSION

28-pin 300mil PDIP Package Outline Dimension



SYMBOLS	MIN.	NOR.	MAX.
A	—	—	0.210
A1	0.015	—	—
A2	0.125	0.130	0.135
D	1.385	1.390	1.400
E	0.310 BSC		
E1	0.283	0.288	0.293
L	0.115	0.130	0.150
e _B	0.330	0.350	0.370
θ°	0	7	15

UNIT : INCH

NOTE:

1. JEDEC OUTLINE : MS-D15 AH

