

Revision History 16Mb (1M x16 / 2M x8) SUPER LOW POWER CMOS SRAM

| Revision | Details | Date |
|----------|-----------------|----------|
| Rev 1.0 | Initial Release | May 2023 |



FEATURES

■ Fast access time : 45ns
 ■ Low power consumption:
 Operating current : 12mA (TYP.)
 Standby current : 5µA (TYP.)

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

Fully static operation

■ Tri-state output

■ Data byte control :

(i) BYTE# fixed to Vcc configurable as 1M × 16.

LB# controlled DQ0 ~ DQ7

UB# controlled DQ8 ~ DQ15

(ii) BYTE# fixed to Vss configurable as 2M × 8

DQ15 used as address pin A-1, while DQ8~DQ14 pins not used

■ Data retention voltage : 1.5V (MIN.)

■ Package: 48-pin 12mm x 20mm TSOP I

GENERAL DESCRIPTION

The AS6C1616C is a 16,777,216-bit low power CMOS static random access memory organized as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C1616C is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C1616C operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible


PRODUCT FAMILY

| Product | Operating | V Dange | Cnood | Power D | Dissipation |
|-----------|-------------|-----------------------|-------|---------------------------------|----------------------------------|
| Family | Temperature | V _{CC} Range | Speed | Standby(I _{SB1} ,TYP.) | Operating(I _{CC} ,TYP.) |
| AS6C1616C | -40 ~ 85℃ | 2.7 ~ 3.6V | 45ns | 5µA | 12mA |






FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
|------------|---------------------------|
| A0 ~ A19 | Address Inputs(word mode) |
| A-1 ~ A19 | Address Inputs(byte mode) |
| DQ0 ~ DQ15 | Data Inputs/Outputs |
| CE#, CE2 | Chip Enable Input |
| WE# | Write Enable Input |
| OE# | Output Enable Input |
| LB# | Lower Byte Control |
| UB# | Upper Byte Control |
| BYTE# | Byte Enable |
| Vcc | Power Supply |
| Vss | Ground |
| NC | No Connection |

PIN CONFIGURATION



TSOP I



ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | SYMBOL | RATING | UNIT |
|--|------------------|------------------------------|------------|
| Voltage on V _{CC} relative to V _{SS} | V_{T1} | -0.5 to 4.6 | V |
| Voltage on any other pin relative to V _{SS} | V_{T2} | -0.5 to V _{CC} +0.5 | V |
| Operating Temperature | T _A | -40 to 85 | $^{\circ}$ |
| Storage Temperature | T _{STG} | -65 to 150 | $^{\circ}$ |
| Power Dissipation | P _D | 1 | W |
| DC Output Current | I _{OUT} | 50 | mA |

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

| MODE | CE# | CE2 | BYTE# | OE# | WE# | LB# | UB# | I/O OPERATION | | N | SUPPLY |
|-----------------|-------------------------------|-----|-------|-----|-----|---------|----------------------|------------------|------------------|--------|------------------|
| I WODE | ODE OE# OEZ BITE# OE# | | *** | | | DQ0-DQ7 | DQ0-DQ7 DQ8-DQ14 DQ1 | | CURRENT | | |
| | Н | Х | Х | Χ | Х | Χ | Х | High-Z | High-Z | High-Z | |
| Standby | Χ | L | Х | Х | Χ | Х | Х | High-Z | High-Z | High-Z | I_{SB},I_{SB1} |
| | Χ | X | Н | Х | Χ | Н | Н | High-Z | High-Z | High-Z | |
| Output | L | Н | Н | Н | Н | L | Х | High-Z | High-Z | High-Z | |
| Disable | L | Н | Н | Н | Н | Χ | L | High-Z | High-Z | High-Z | lcc,lcc1 |
| Disable | L | Н | L | Н | Н | L | L | High-Z | High-Z | A-1 | |
| | L | Н | Н | L | Н | L | Н | Dout | High-Z | High-Z | |
| Read | L | Н | Н | L | Н | Н | L | High-Z | Dout | Dout | lcc,lcc1 |
| | L | Н | Н | L | Н | L | L | D _{оит} | D _{оит} | Dout | |
| | L | Н | Н | Χ | L | L | Н | Din | High-Z | High-Z | |
| Write | L | Н | Н | X | L | Н | L | High-Z | Din | D_IN | Icc,Icc1 |
| | L | Н | Н | Х | L | L | L | DIN | Din | D_IN | |
| Byte# Read | L | Н | L | L | Н | L | L | D _{оит} | High-Z | A-1 | Icc,Icc1 |
| Byte # Write | L | Н | L | Х | L | L | L | DiN | High-Z | A-1 | Icc,Icc1 |

Notes:

^{1.} $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

^{2.} The BYTE# pin has to be tied to V_{CC} to use the device as a 1M x 16 SRAM, and to be tied to V_{SS} as a 2M x 8 SRAM. In the 2M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to V_{SS} , while DQ8 to DQ14 pins are not used.

DC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | TEST CONDITION | ON | | MIN. | TYP. *4 | MAX. | UNIT |
|---|------------------|--|------------------------------|-----|-------|---------|----------------------|------|
| Supply Voltage | V _{cc} | | | | 2.7 | 3.0 | 3.6 | V |
| Input High Voltage | VIH*1 | | | | 2.2 | - | V _{CC} +0.3 | V |
| Input Low Voltage | VIL*2 | | | | - 0.2 | - | 0.6 | V |
| Input Leakage Current | ILI | $V_{CC} \ge V_{IN} \ge V_{SS}$ | | | - 1 | - | 1 | μA |
| Output Leakage Current | I _{LO} | $V_{CC} \ge V_{OUT} \ge V_{SS}$, Output Disabled | | | - 1 | - | 1 | μΑ |
| Output High Voltage | V_{OH} | I _{OH} = -1mA | | | 2.2 | 2.7 | - | V |
| Output Low Voltage | V_{OL} | I _{OL} = 2mA | | | - | - | 0.4 | V |
| Average Operating Power supply Current | I _{cc} | Cycle time = Min. CE# \leq 0.2V and CE2 \geq V _{CC} -0.2V I _{VO} = 0mA Others at 0.2V or V _{CC} - | DE#≦0.2V and CE2≧Vcc-0.2V | | - | 12 | 20 | mA |
| | I _{cc1} | Cycle time = 1µs CE#≦0.2V and CE2≧V _{CC} -0.2V I _{I/O} = 0mA Other pins at 0.2V or V _{CC} -0.2V | | - | 3 | 5 | mA | |
| Standby Power | | CE# ≧V _{CC} -0.2V or CE2≦0.2V | *5 | 40℃ | - | 5 | 10 | μΑ |
| Supply Current | I _{SB1} | Other pins at 0.2V or Vcc-0.2V | | | - | 5 | 40 | μА |

Notes:

- 1. $V_{IH}(max)$ = V_{CC} + 2.0V for pulse width less than 6ns. 2. $V_{IL}(min)$ = V_{SS} 2.0V for pulse width less than 6ns.
- 3. Over/Undershootspecifications are characterized, not 100% tested.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}(TYP.)$ and $T_A = 25^{\circ}C$
- 5. This parameter is measured at $V_{CC} = 3.0 \text{V}$

CAPACITANCE $(T_A = 25^{\circ}C, f = 1.0 \text{MHz})$

| PARAMETER | SYMBOL | MIN. | MAX | UNIT |
|--------------------------|------------------|------|-----|------|
| Input Capacitance | C _{IN} | - | 6 | pF |
| Input/Output Capacitance | C _{I/O} | - | 8 | pF |

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

| Input Pulse Levels | 0.2V to V _{CC} - 0.2V |
|--|--|
| Input Rise and Fall Times | 3ns |
| Input and Output Timing Reference Levels | 1.5V |
| Output Load | $C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$ |

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

| PARAMETER | SYM. | AS6C161 | UNIT | |
|------------------------------------|--------------------|---------|------|------|
| PARAWETER | STIVI. | MIN. | MAX. | UNIT |
| Read Cycle Time | t _{RC} | 45 | - | ns |
| Address Access Time | taa | - | 45 | ns |
| Chip Enable Access Time | tace | - | 45 | ns |
| Output Enable Access Time | toe | - | 25 | ns |
| Chip Enable to Output in Low-Z | tclz* | 10 | - | ns |
| Output Enable to Output in Low-Z | tolz* | 5 | - | ns |
| Chip Disable to Output in High-Z | tcHz* | - | 15 | ns |
| Output Disable to Output in High-Z | tonz* | - | 15 | ns |
| Output Hold from Address Change | tон | 10 | - | ns |
| LB#, UB# Access Time | t _{BA} | - | 45 | ns |
| LB#, UB# to High-Z Output | t _{BHZ} * | - | 20 | ns |
| LB#, UB# to Low-Z Output | t _{BLZ} * | 10 | - | ns |

(2) WRITE CYCLE


| PARAMETER | SYM. | AS6C16 | UNIT | |
|----------------------------------|------------------------|--------|------|-----|
| FAINAIVILILIX | STW. | MIN. | MAX. | ONT |
| Write Cycle Time | twc | 45 | - | ns |
| Address Valid to End of Write | t _{AW} | 40 | - | ns |
| Chip Enable to End of Write | tcw | 40 | - | ns |
| Address Set-up Time | tas | 0 | - | ns |
| Write Pulse Width | twp | 35 | - | ns |
| Write Recovery Time | twR | 0 | - | ns |
| Data to Write Time Overlap | t _{DW} | 20 | - | ns |
| Data Hold from End of Write Time | t _{DH} | 0 | - | ns |
| Output Active from End of Write | tow* | 5 | - | ns |
| Write to Output in High-Z | twHz* | - | 20 | ns |
| LB#, UB# Valid to End of Write | t _{BW} | 35 | - | ns |

^{*}These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes:


- 1. WE# is high for read cycle.
- 2. Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise tax is the limiting parameter.
- 4.tcLz, t_{BLZ}, t_{OLZ}, t_{CHZ}, t_{BHZ} and t_{OHZ} are specified with C_L = 5pF. Transition is measured ±500mV from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .



WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)





WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2. During a WE# controlled write cycle with OE# low, twp must be greater than t_{WHZ} + t_{DW} to allow the drivers to turn off and data to be
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
 4. If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5. tow and t_{WHZ} are specified with C_L = 5pF. Transition is measured ± 500 mV from steady state.


DATA RETENTION CHARACTERISTICS

| PARAMETER | SYMBOL | TEST CONDITION | | MIN. | TYP. | MAX. | UNIT |
|--|------------------|---|-----|------------------|------|------|------|
| V _{CC} for Data Retention | V_{DR} | CE# \geq V _{CC} - 0.2V or CE2 \leq 0.2V | | 1.5 | - | 3.6 | V |
| Data Datastian Current | | V _{CC} = 1.5V | 40℃ | - | 4 | 10 | μΑ |
| Data Retention Current | I _{DR} | CE# ≧V _{CC} -0.2V or CE2≦0.2V Other pins at 0.2V or V _{CC} -0.2V | | - | 4 | 40 | μΑ |
| Chip Disable to Data Retention Time | t _{CDR} | See Data Retention Waveforms (below) | | 0 | - | - | ns |
| Recovery Time | t _R | | | t _{RC*} | - | - | ns |


t_{RC*} = Read Cycle Time

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)




Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)





PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

| | AUTOLOGIC ATT NUCLICADA SHOULD IN HEAV | | | | | | | | |
|---|--|-------|-----------|-------|--|--|--|--|--|
| | SYMBOLS | MIN. | NOM. | MAX | | | | | |
| | A | ı | - | 1.20 | | | | | |
| | A1 | 0.05 | - | 0.15 | | | | | |
| | A2 | 0.95 | 1.00 | 1.05 | | | | | |
| | ь | 0.17 | 0.22 | 0.27 | | | | | |
| | C | 0.10 | _ | 0.21 | | | | | |
| Δ | | 19.80 | 20.00 | 20.20 | | | | | |
| Δ | □1 | 18.30 | 18.40 | 18.50 | | | | | |
| Λ | E | 11.90 | 12.00 | 12.10 | | | | | |
| | ₽ | 0 | 0.50 BASI | С | | | | | |
| | ┙ | 0.50 | 0.60 | 0.70 | | | | | |
| Λ | L1 | 1 | 0.80 | 1 | | | | | |
| Λ | Υ | - | _ | 0.10 | | | | | |
| Δ | θ | Ċ. | _ | 5" | | | | | |

NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
- Z.PROFILE TOLERANCE ZONES FOR D1 AND E DD NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



ORDERING INFORMATION

| Alliance Part Number | Organization | VCC Range | Package | Operating Temp | Speed ns |
|----------------------|--------------|--------------|--------------------------|-------------------------|----------|
| AS6C1616C-45TIN | 1M×16/2M×8 | 2.7 ~ 3.6V | 48pin 12mm x 20mm TSOP I | Industrial -40°C ~ 85°C | 45 |

PART NUMBERING SYSTEM

| AS6C | 1616C | -45 | Т | 1 | N | xx |
|--------------------------------|---|------------------------------------|---------|---------------------------------------|--|----------------------------------|
| AS6C = Low Power SRAM | Device Number 16 = 16Meg 16 = x16 bit C = C die version | Access Time 45 = 45ns | T=TSOPI | I = Industrial Temp -40°C~ 85°C | Indicates Pb and Halogen Free | Packing Type None: Tray TR: Reel |





Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456 Fax: 425-896-8628

www.alliancememory.com
Copyright © Alliance Memory
All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies.

Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance.

Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrant to any user or customer.

Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance).

All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties.

Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.