

LIANCE M 0 R Y 256K X 36, 512K X 18 3.3V Synchronous ZBT[™] SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs

AS8C803625A AS8C801825A

Features

- 256K x 36, 512K x 18 memory configuration
- Supports high performance system speed 100MHz (7.5ns Clock-To-Data Access)
- ZBT[™] Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%)
- 3.3V (±5%) I/O Supply (VDDQ)
- Power down controlled by ZZ input
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP)

Description

The 803625A/801825A are 3.3V high-speed 9,437,184-bit (9 Megabit) synchronous SRAMs organized as 256K x 36/512K x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBTTM, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write.

The 803625A/801825A contain address, data-

in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A clock Enable (\overline{CEN}) pin allows operation of the 803625A/801825A to be suspended as long as necessary. All synchronous inputs are ignored when \overline{CEN} is high and the internal device registers will hold their previous values.

There are three chip enable pins ($\overline{CE1}$, CE2, $\overline{CE2}$) that allow the user to deselect the device when desired. If any one of these three is not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write is initiated.

The 803625A/801825A have an on-chip burst counter. In the burst mode, the 803625A / 801825A can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD=LOW) or increment the internal burst counter (ADV/LD=HIGH).

The 803625A/801825A SRAMs utilize Alliance's latest high-performance CMOS process and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP).

Pin Description Su	i i i i ai y		
A0 – A18	Address Inputs	Input	Synchronous
\overline{CE}_1 , CE ₂ , \overline{CE}_2	Chip Enables	Input	Synchronous
OE	Output Enable	Input	Asynchronous
R∕₩	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
BW 1, BW 2, BW 3, BW 4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance Burst Address/Load New Address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Asynchronous
I/O0 – I/O31, I/OP1 – I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static


Pin Description Summary

Pin Definitions⁽¹⁾

Symbol	Pin Function	١Ю	Active	Description
A0-A18	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	1	N/A	ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.
R∕₩	Read / Write	T	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	Ι	LOW	Synchronous Clock Enable Input. When \overline{CEN} is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of \overline{CEN} sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, \overline{CEN} must be sampled low at rising edge of clock.
B₩1-B₩4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (\overline{BW}_{1} - \overline{BW}_{4}) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device one cycle later. \overline{BW}_{1} - \overline{BW}_{4} can all be tied low if always doing write to the entire 36-bit word.
<u>CE1, CE2</u>	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE ₂ to enable the AS8C803625A (\overline{CE}_1 or \overline{CE}_2 sampled high or CE ₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT ^M has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{CE}1$ and $\overline{CE}2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{CE}1$ and $\overline{CE}2$.
CLK	Clock	Τ	N/A	This is the clock input to the AS8C803625A. Except for \overline{OE} , all timing references for the device are made with respect to the rising edge of CLK.
VO0-VO31 VOP1-VOP4	Data Input/Output	٧O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	1	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input, and it must not change during device operation.
ŌĒ	Output Enable	1	LOW	Asynchronous output enable. $\overline{\text{OE}}$ must be low to read data from the 803625A/801825A. When $\overline{\text{OE}}$ is HIGH the VO pins are in a high-impedance state. $\overline{\text{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\text{OE}}$ can be tied low.
77	Sleep Mode	Ť	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C803625A to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
Vdd	Power Supply	NA	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V VO supply.
Vss	Ground	NA	N/A	Ground.


NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.



Functional Block Diagram — 256K x 36

5298 drw 01



Functional Block Diagram — 512K x 18

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	۷
Vddq	I/O Supply Voltage	3.135	3.3	3.465	۷
Vss	Ground	0	0	0	۷
V⊪	Input High Voltage - Inputs	2.0		Vdd + 0.3	۷
ViH	Input High Voltage - I/O	2.0	_	VDDQ + 0.3	۷
VIL	Input Low Voltage	-0.3 ⁽¹⁾	-	0.8	۷
				5	298 tbl 04

NOTE:

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.


Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	Vdd	Vddq
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%
				5298 tbl 05

NOTES:

1. TA is the "instant on" case temperature.

Pin Configuration — 256K x 36






NOTES:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is \leq VIL.
- 2. Pin 16 does not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 3. Pins 84 is reserved for a future 16M.
- 4. DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

Pin Configuration — 512K x 18



Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Vterm ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial	0 to +70	°C
IA''	Industrial	-40 to +85	°C
Tbias	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA
	*	•	5298 tbl 06

Absolute Maximum Ratings⁽¹⁾

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

Top View 100 TQFP

NOTES:

- 1. Pins 14 and 66 do not have to be connected directly to Vss as long as the input voltage is \leq VIL.
- Pin 16 does not have to be connected directly to VDD as long as the input voltage is ≥ ViH.
- 3. Pin 84 is reserved for a future 16M.
- DNU = Do not use. Pins 38, 39, 42 and 43 are reserved for respective JTAG pins: TMS, TDI, TDO and TCK. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

100 TQFP Capacitance⁽¹⁾

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	5	рF
Cı⁄o	I/O Capacitance	Vout = 3dV	7	pF
	-			5298 tbl 07

165 fBGA Capacitance⁽¹⁾

119 BGA Capacitance⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	7	рF
Cvo	I/O Capacitance	Vout = 3dV	7	рF

5298 tbl 07a

Pin Configuration — 256K x 36, 119 BGA

	1	2	3	4	5	6	7
A		0 A6	0 A4 O	O NC(3)	0 A8 0	O A16 O	O VDDQ
в	O NC O	O CE ² O					O NC O
с		A7 O			A12 O	A15 O	NC O
D	I/O16	I/OP3	VSS		VSS		I/O15 O
E	1/017 O	I/O18				I/O13	I/O14 O
F		I/O19	VSS	0E O	VSS	I/O12 O	
G	I/O20 O	I/O21 O	BW3	A17 0	BW2	I/O11 O	I/O10 O
н	I/O22 O	I/O23 O	Vss O	R/W O	VSS O	1/O9 O	1/O8 O
J			VDD(2) O	VDD	VSS(1)	VDD	VDDQ
к	I/O24 O	I/O26	VSS O	CLK O	VSS O	1/Ō6 O	1/07 O
L	I/O25 O	1/O27 O	BW4 O	NC O	BW1 O	1/O4 O	1/O5 O
м		I/O28 O	VSS O		Vss O	1/O3 O	
N	I/O29 O	I/O30 O	Vss	A1 O	Vss	1/O2 O	I/O1 O
Р	I/O31 O	I/OP4 0	Vss O		Vss	I/OP1 O	1/00 O
R	NČ O	A5 0	LBO O		VSS(1)	A13 O	NC OZ O
т	NC O	NC	A10 O	A11 O	A14 0	NC	Ž O
υL	VDDQ	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	DNU ⁽⁴⁾	VDDQ
			T.				5298 drw 13a

Top View

Pin Configuration — 512K x 18, 119 BGA

_	1 2 3 4 5 6 7											
	0	0	0	0	0	0	0					
A	VDDQ	A6	A4	NC(3)	A8	A16	VDDQ					
_	0	0	0	o	0	0	0					
в	NC	CE2	A3	ADV/LD	A9	CE2	NC					
	0	0	0	0	0	0	0					
C	NC	A7	A2	VDD	A13	A17	NC					
D	O I/O8	O NC	o Vss	O NC	0	0 I/O	O NC					
ויי	0	O	0	O	Vss O	o	O I					
E	NC	I/O9	VSS		VSS	NC	i/o					
-	Ö	o	ò	Ö	ò	Ö	o					
Εİ	VDDQ	NC	VSS		vss	1/0	VDDQ					
·	Õ	ö	ŏ	OE O	Ö	ő	°°					
G	NC	I/O10	BW2		Vss	NC	I/O					
-	0	Ō	Ö	A18 O	0	0	Ō					
H	I/O11	NC	Vss	R/W	Vss	I/O	NC					
	0	0	0	0	0	0	0					
J	VDDQ	VDD	VDD(2)	VDD	V SS(1)	VDD	VDDQ					
	0	0	0	0	0	0	0					
ĸ	NC	I/O12	Vss	CLK	Vss	NC	I/O					
	0	0	0	0	0	0	0					
L	I/O13	NC	Vss	NC	BW1	1/0	NC					
		0	0	0	0	0	0					
м	0 0	I/O14 O	Vss O		Vss O	NC O						
N	I/O15	NC	Vss	A1	Vss	1/0	NC					
"	0	o	0	Ö	0	ő	o					
Р	NC	I/OP2	Vss	A	Vss	NC	1/0					
·	ŏ	Ő	Ö	Ő	Ö	ŏ	ŏ					
R	NC	A5	LBO	VDD	VSS(1)	A12	NC					
	0	0	Õ	0	0	0	0					
T	NC	A 10	A15	NC	A14	A11	ZZ					
	0	0	0	0	0	0	0					
υL	VDDQ	DNU ⁽⁴⁾	VDDQ									
			T		_		5298 drw 13b					
			Iop	Vie w	1							

NOTES:

- 1. R5 and J5 do not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. J3 does not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 3. A4 is reserved for future 16M.
- 4. DNU = Do not use; Pin U2, U3, U4, U5 and U6 are reserved for respective JTAG pins: TMS, TDI, TCK, TDO and TRST. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (Vbb).

AS8C803625A, AS8C801825A, 256K x 36, 512K x 18, 3.3V Synchronous SRA	MS
with 3.3V I/O, Flow-Through Outputs, Single Cycle Deselect	

	1	2	3	4	5	6	7	8	9	10	11
А	NC ⁽³⁾	A7	ĒĒ1	B ₩3	B ₩2	CE2	CEN	ADV/LD	A17	A8	NC
В	NC	A6	CE2	$\overline{B}\overline{W}$ 4	$\overline{B}\overline{W}$ 1	CLK	R/₩	ŌĒ	NC ⁽³⁾	A9	NC ⁽³⁾
С	I/ОР3	NC	Vddq	Vss	Vss	Vss	Vss	Vss	Vddq	NC	I/Op2
D	I/O17	I/O16	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O15	I/O14
Е	I/O 19	I/O18	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O13	I/O12
F	I/O 21	I/O20	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O11	I /O10
G	I/O23	I/O22	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O9	I/O8
Н	Vss ⁽¹⁾	VDD ⁽²⁾	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	ZZ
J	I/O25	I/O24	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O7	I/O6
К	I/O27	I/O26	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O5	I/O4
L	I/O29	I/O28	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O3	I/O2
М	I/O 31	I/O30	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I /O1	I/Oo
Ν	I/OP4	NC	Vddq	Vss	DNU ⁽⁴⁾	NC	Vss ⁽¹⁾	Vss	Vddq	NC	I/Op1
Ρ	NC	NC ⁽³⁾	A5	A2	DNU ⁽⁴⁾	A1	DNU ⁽⁴⁾	A10	A13	A14	NC
R	<u>LBO</u>	NC ⁽³⁾	A4	A3	DNU ⁽⁴⁾	A0	DNU ⁽⁴⁾	A11	A12	A15	A16
											5298 tbl 25a

5298 tbl25b

Pin Configuration — 256K x 36, 165 fBGA

Pin Configuration — 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
А	NC ⁽³⁾	A7	ĒĒ1	B ₩2	NC	CE2	CEN	ADV/LD	A18	A8	A10
В	NC	A6	CE2	NC	$\overline{B}\overline{W}$ 1	CLK	R/W	ŌĒ	NC ⁽³⁾	A9	NC ⁽³⁾
С	NC	NC	Vddq	Vss	Vss	Vss	Vss	Vss	Vddq	NC	I/Op1
D	NC	I/O8	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/07
Е	NC	I/O9	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O6
F	NC	I/O10	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O5
G	NC	I/O11	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	NC	I/O4
Н	VSS ⁽¹⁾	VDD ⁽²⁾	NC	Vdd	Vss	Vss	Vss	Vdd	NC	NC	ZZ
J	I/O12	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O3	NC
К	I/O13	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/O2	NC
L	I/O14	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I /O1	NC
М	I/O15	NC	Vddq	Vdd	Vss	Vss	Vss	Vdd	Vddq	I/Oo	NC
Ν	I/Op2	NC	Vddq	Vss	DNU ⁽⁴⁾	NC	VSS ⁽¹⁾	Vss	Vddq	NC	NC
Р	NC	NC ⁽³⁾	A5	A2	DNU ⁽⁴⁾	A1	DNU ⁽⁴⁾	A11	A14	A15	NC
R	<u>LBO</u>	NC ⁽³⁾	A4	A3	DNU ⁽⁴⁾	A0	DNU ⁽⁴⁾	A12	A13	A16	A17

NOTES:

1. Pins H1 and N7 do not have to be connected directly to Vss as long as the input voltage is \leq VIL.

 Pins H1 and W7 do not have to be connected directly to Vss as long as the input voltage is ≤ ViL.
 Pin H2 does not have to be connected directly to Vbb as long as the input voltage is ≥ ViH.
 Pin B9, B11, A1, R2 and P2 are reserved for a future 18M, 36M, 72M, 144M and 288M respectively.
 DNU = D0 not use. Pins P5, R5, P7, R7 and N5 are reserved for reservation of prespective JTAG pins: TDI, TMS, TDO, TCK and TRST on future revisions. The current die revision allows these pins to be left unconnected, tied LOW (Vss), or tied HIGH (VDD).

CEN	R/₩	CE 1, CE 2 ⁽⁵⁾	adv/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (One cycle later)
L	L	L	L	Valid	External	Х	LOAD WRITE	D ⁽⁷⁾
L	Н	L	L	Х	External	Х	LOAD READ	Q ⁽⁷⁾
L	х	Х	Н	Valid	Internal	load write / Burst write	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Н	L	Х	Х	Х	DESELECT or STOP ⁽³⁾	HIZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HIZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous Value

Synchronous Truth Table⁽¹⁾

NOTES:

5298 tbl 08

1. L = VIL, H = VIH, X = Don't Care.

2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.

 Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.

4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/Os remains unchanged.

5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$ on these chip enable pins. The chip is deselected if any one of the chip enables is false.

6. Device Outputs are ensured to be in High-Z during device power-up.

7. Q - data read from the device, D - data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/₩	₩ī BW1	BW 2	BW 3 ⁽³⁾	B W 4 ⁽³⁾
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/Op3) ^(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4) ^(2,3)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5298 tbl 09

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.

3. N/A for x18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Se	Sequence 1		ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0
								5298 tbl 10

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (LBO=Vss)

	S	Sequence 1		ence 2	Sequ	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0
NOTE								5298 tbl 11

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
ADDRESS ⁽²⁾ (A0 - A17)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
CONTROL ⁽²⁾ (R/W, ADV/LD, BWx)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA⁽²⁾ I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36	

NOTES:

1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 and \overline{CE}_2 are all true.

2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

5298 drw 03

Cycle	Address	R ∕₩	adv/īd	CE 1 ⁽¹⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	D1	Load read
n+1	Х	Х	Н	Х	L	Х	L	Q0	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q0+1	Load read
n+3	Х	Х	L	Н	L	Х	L	Q1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	Х	Z	NOOP
n+5	A2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	L	Q2	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2+1	Deselect or STOP
n+8	Аз	L	L	L	L	L	Х	Z	Load write
n+9	Х	Х	Н	Х	L	L	Х	D3	Burst write
n+10	A4	L	L	L	L	L	Х	D3+1	Load write
n+11	Х	Х	L	Н	L	Х	Х	D4	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	Z	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A6	Н	L	L	L	Х	Х	D5	Load read
n+15	A7	L	L	L	L	L	L	Q6	Load write
n+16	Х	Х	Н	Х	L	L	Х	D7	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7+1	Load read
n+18	Х	Х	Н	Х	L	Х	L	Q8	Burst read
n+19	A9	L	L	L	L	L	L	Q8+1	Load write

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

NOTES:

1. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. CE₂ timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

2. H = High; L = Low; X = Don't Care; Z = High Impedence.

Read Operation⁽¹⁾

C	ycle	Address	R/ ₩	adv/īd	CE 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
	n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n	า+1	Х	Х	Х	Х	Х	Х	L	Q0	Contents of Address Ao Read Out

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{\text{CE}_2}$ timing transition is identical to $\overline{\text{CE}_1}$ signal. $\overline{\text{CE}_2}$ timing transition is identical but inverted to the $\overline{\text{CE}_1}$ and $\overline{\text{CE}_2}$ signals.

Burst Read Operation⁽¹⁾

Cycle	Address	R/ ₩	adv/īd	CE 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+2	Х	Х	Н	Х	L	Х	L	Q0+1	Address A0+1 Read Out, Inc. Count
n+3	Х	Х	Н	Х	L	Х	L	Q0+2	Address A0+2 Read Out, Inc. Count
n+4	Х	Х	Н	Х	L	Х	L	Q0+3	Address A0+3 Read Out, Load A1
n+5	A 1	Н	L	L	L	Х	L	Q0	Address Ao Read Out, Inc. Count
n+6	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+7	A2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

Write Operation⁽¹⁾

Cycle	Address	R/ ₩	adv/ID	CE 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Do	Write to Address Ao
									5298 tbl 15

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

Burst Write Operation⁽¹⁾

Cycle	Address	R/ ₩	adv/īd	CE 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	D0+1	Address A0+1 Write, Inc. Count
n+3	Х	Х	Н	Х	L	L	Х	D0+2	Address A0+2 Write, Inc. Count
n+4	Х	Х	Н	Х	L	L	Х	D0+3	Address A0+3 Write, Load A1
n+5	A 1	L	L	L	L	L	Х	Do	Address Ao Write, Inc. Count
n+6	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count
n+7	A2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. \overline{CE}_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

5298 tbl 16

5298 tbl 13

Cycle	Address	R/ ₩	adv/ID	CE 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	AddressAo and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Х	Г	Q0	Address Ao Read out, Load A1
n+3	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Qo is on the bus.
n+4	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Qo is on the bus.
n+5	A2	Н	L	L	L	Х	L	Q1	Address A1 Read out, Load A2
n+6	Аз	Н	L	L	L	Х	Ц	Q2	Address A2 Read out, Load A3
n+7	A4	Н	L	L	L	Х	L	Q3	Address A3 Read out, Load A4
NOTES.									5298 tbl 17

Read Operation with Clock Enable Used⁽¹⁾

NOTES:

1. H = High; L = Low; X = Don't Care; Z = High Impedance. 2. $\overline{CE_2}$ timing transition is identical to $\overline{CE_1}$ signal. $\overline{CE_2}$ timing transition is identical but inverted to the $\overline{CE_1}$ and $\overline{CE_2}$ signals.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R /₩	ADV/LD	CE 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address Ao and Control meet setup.
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	Ц	Х	D0	Write data Do, Load A1.
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A2	L	L	L	L	L	Х	D1	Write Data D1, Load A2
n+6	Аз	L	L	L	L	L	Х	D2	Write Data D2, Load A3
n+7	A4	L	L	L	L	L	Х	D3	Write Data D3, Load A4

NOTES:

 1. H = High; L = Low; X = Don't Care; Z = High Impedance.

 2. $\overline{CE_2}$ timing transition is identical to $\overline{CE_1}$ signal. CE_2 timing transition is identical but inverted to the $\overline{CE_1}$ and $\overline{CE_2}$ signals.

Cycle	Address	R/ ₩	ADV/LD	<u>CE</u> 1 ⁽²⁾	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments		
n	Х	Х	L	Н	L	Х	Х	?	Deselected.		
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.		
n+2	Ao	Н	L	L	L	Х	Х	Z	Address Ao and Control meet setup.		
n+3	Х	Х	L	Н	L	Х	L	Q0	Address Ao read out, Deselected.		
n+4	A 1	Н	L	L	L	Х	Х	Z	Address A1 and Control meet setup.		
n+5	Х	Х	L	Н	L	Х	L	Q1	Address A1 read out, Deselected.		
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.		
n+7	A2	Н	L	L	L	Х	Х	Z	Address A2 and Control meet setup.		
n+8	Х	Х	L	Н	L	Х	L	Q2	Address A2 read out, Deselected.		
n+9	Х	Х	L	Н	L	Х	Х	Z	Deselected.		

Read Operation with Chip Enable Used⁽¹⁾

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. \overline{CE}_2 timing transition is identical to \overline{CE}_1 signal. CE_2 timing transition is identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals.

3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/ ₩	adv/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+2	Ao	L	L	L	L	L	Х	Z	Address Ao and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	D0	Data Do Write In, Deselected.
n+4	A 1	L	L	L	L	L	Х	Z	Address A1 and Control meet setup
n+5	Х	Х	L	Н	L	Х	Х	D1	Data D1 Write In, Deselected.
n+6	Х	Х	L	Н	L	Х	Х	Z	Deselected.
n+7	A2	L	L	L	L	L	Х	Z	Address A2 and Control meet setup
n+8	Х	Х	L	Н	L	Х	Х	D2	Data D2 Write In, Deselected.
n+9	Х	Х	L	Н	L	Х	Х	Z	Deselected.

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

5298 tbl 19

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V±5%)

Symbol	Parameter	Test Conditions	Min.	Мах.	Unit
lu	Input Leakage Current	VDD = Max., VIN = 0V to VDD		5	μA
L.	LBO Input Leakage Current ⁽¹⁾	Vdd = Max., ViN = 0V to Vdd	_	30	μA
LO	Output Leakage Current	Vout = 0V to Vcc		5	μA
Vol	Output Low Voltage	IOL = +8mA, $VDD = Min$.		0.4	V
Vон	Output High Voltage	юн = -8mA, Vdd = Min.	2.4		V
NOTE:					5298 tbl 21

NOTE:

1. The LBO pin will be internally pulled to VoD if it is not actively driven in the application and the ZZ pin will be internally pulled to Vsb if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (VDD = $3.3V\pm5\%$)

Cumhal	Devenueter	Test Conditions	7.9	7.5ns		8ns		8.5ns	
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Com'l	Ind	Un
DD	Operating Power Supply Current	$\begin{array}{l} \text{Device Selected, Outputs Open,} \\ \text{ADV/LD} = X, \ \text{Vdd} = Max., \\ \text{VIN} \geq \text{ViH or} \leq \text{ViL, } f = \text{fmax}^{(2)} \end{array}$		295	250	60	225	60	m
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN \geq VHD or \leq VLD, f = 0 ^(2,3)	40	60	40	60	40	60	m
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VIN \geq VHD or \leq VLD, f = fMAX ^(2,3)		125	100	120	95	115	m
SB3	Idle Power Supply Current	$\label{eq:constraint} \begin{array}{l} \hline Device Selected, Outputs Open, \\ \hline \overline{CEN} \geq V \mbox{\tiny IH}, \mbox{ VdD} = Max., \\ \hline V \mbox{\tiny IN} \geq V \mbox{\tiny HD} \mbox{ or } \leq V \mbox{\tiny LD}, f = \mbox{\tiny fmax}^{(2,3)} \end{array}$	40	60	40	60	40	60	m
IZZ	Full Sleep Mode Supply Current	$\begin{array}{l} \hline Device Selected, Outputs Open,\\ \hline CEN \leq VIL, VDD = Max., ZZ \geq VHD\\ VIN \geq VHD \mbox{ or } \leq VLD, f = \mbox{fmax}^{(Z,3)} \end{array}$	40	60	40	60	40	60	m

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figure 1

AC Electrical Characteristics

(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

		7.	5ns	8	ns	8.5ns		
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
tCYC	Clock Cycle Time	10		10.5		11		ns
tСН ⁽¹⁾	Clock High Pulse Width	2.5		2.7		3.0		ns
tCL ⁽¹⁾	Clock Low Pulse Width	2.5		2.7		3.0		ns
Output Par	rameters							I
tCD	Clock High to Valid Data		7.5		8		8.5	ns
tCDC	Clock High to Data Change	2		2		2		ns
tCLZ ^(2, 3,4)	Clock High to Output Active	3		3		3		ns
tchz ^(2, 3,4)	Clock High to Data High-Z		5		5		5	ns
toe	Output Enable Access Time		5		5		5	ns
tolz ^(2,3)	Output Enable Low to Data Active	0		0		0		ns
tонz ^(2,3)	Output Enable High to Data High-Z		5		5		5	ns
Set Up Tin	les							I
tse	Clock Enable Setup Time	2.0		2.0		2.0		ns
tsa	Address Setup Time	2.0		2.0		2.0		ns
tSD	Data In Setup Time	2.0		2.0		2.0		ns
tsw	Read/Write (R/ \overline{W}) Setup Time	2.0		2.0		2.0	_	ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0		2.0		2.0	_	ns
tsc	Chip Enable/Select Setup Time	2.0		2.0		2.0		ns
tsв	Byte Write Enable ($\overline{BW}x$) Setup Time	2.0		2.0		2.0		ns
Hold Time	s							
the	Clock Enable Hold Time	0.5		0.5		0.5	_	ns
tha	Address Hold Time	0.5		0.5		0.5		ns
thd	Data In Hold Time	0.5		0.5		0.5		ns
tHW	Read/Write (R/W) Hold Time	0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5		ns
thc	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
tнв	Byte Write Enable ($\overline{BW}x$) Hold Time	0.5	_	0.5		0.5		ns

5298 tbl 24


1. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.

2. Transition is measured ±200mV from steady-state.


NOTES:

3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.


4. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 1ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tCHZ, which is a Max. parameter (worse case at 70 deg. C, 3.135V).



Timing Waveform of Read Cycle^(1,2,3,4)




Timing Waveform of Write Cycles^(1,2,3,4,5)



Timing Waveform of Combined Read and Write Cycles^(1,2,3)


NOTES:

Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
 C E2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
 Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R^W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.



Timing Waveform of CEN Operation^(1,2,3,4)

AS8C803625A, AS8C801825A, 256K x 36, 512K x 18, 3.3V Synchronous SRAMS with 3.3V I/O, Flow-Through Outputs, Single Cycle Deselect




Timing Waveform of \overline{CS} Operation^(1,2,3,4)


Q (A₁) represents the first output from the external address A₁. D (A₃) represents the input data to the SRAM corresponding to address A₃ etc.
 CE2 timing transitions are identical but inverted to the CE₁ and CE₂ signals. For example, when CE₁ and CE₂ are LOW on this waveform, CE₂ is HIGH.

3. When either one of the Chip enables (CE1, CE2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the


deselect cycle. This allows for any pending data transfers (reads or writes) to be completed. 4. Individual Byte Write signals (<u>BWx</u>) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline






119 Ball Grid Array (BGA) Package Diagram Outline



165 Ball Grid Array (fBGA) Package Diagram Outline

Alliance Part numbering system



Ordering Information

Alliance	Organization	VCC Range	Operating Temp	Package	Speed
AS8C803625A	256K x 36	3.1 - 3.4V	Comercial 0 - 70C	100 pin TQFP	7.5 ns
AS8C801825A	512K x 18	3.1 - 3.4V	Comercial 0 - 70C	100 pin TQFP	7.5 ns