## 256K X 36, 512K X 18

AS8C803625
3.3V Synchronous SRAMs

AS8C801825

3.3V I/O, Burst Counter<br>Flow-Through Outputs, Single Cycle Deselect

## Features

- 256K x 36, 512K x 18 memory configuration
- Supports fast access times:
- 7.5ns up to 117 MHz clock frequency
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control ( $\overline{\mathbf{G W}}$ ), byte write enable ( $\overline{\mathrm{BWE}}$ ), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O supply (VDDQ)
- Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP)


## Description

The 803625/801825 are high-speed SRAMs organized as $256 \mathrm{~K} \times 36 / 512 \mathrm{~K} \times 18$. The $803625 / 801825$ SRAMs contain write, data, address and control registers. There are no registers in the data output path (flowthrough architecture). Internal logic allows the SRAM
to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the 803625/801825 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected ( $\overline{\mathrm{ADV}}=\mathrm{LOW}$ ), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The orders of these three addresses are defined by the internal burst counter and the $\overline{\text { LBO }}$ input pin.

The 803625/801825 SRAMs utilize Alliance's latest high-performance CMOS process and are packaged in a JEDEC standard $14 \mathrm{~mm} \times 20 \mathrm{~mm} 100$-pin thin plastic quad flatpack (TQFP).

## Pin Description Summary

| A0-A18 | Address Inputs | Input | Synchronous |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | Chip Enable | Input | Synchronous |
| $\mathrm{CS} 0, \overline{\mathrm{CS}}_{1}$ | Chip Selects | Input | Synchronous |
| $\overline{\mathrm{OE}}$ | Output Enable | Input | Asynchronous |
| $\overline{\mathrm{GW}}$ | Global Write Enable | Input | Synchronous |
| BWE | Byte Write Enable | Input | Synchronous |
|  | Individual Byte Write Selects | Input | Synchronous |
| CLK | Clock | Input | N/A |
| $\overline{\text { ADV }}$ | Burst Address Advance | Input | Synchronous |
| $\overline{\text { ADSC }}$ | Address Status (Cache Controller) | Input | Synchronous |
| ADSP | Address Status (Processor) | Input | Synchronous |
| $\overline{\text { LBO }}$ | Linear / Interleaved Burst Order | Input | DC |
| ZZ | Sleep Mode | Input | Asynchronous |
| I/O0- l/O31, l/Op1 - I/Op4 | Data Input / Output | I/O | Synchronous |
| VDD, VdDQ | Core Power, I/O Power | Supply | N/A |
| Vss | Ground | Supply | N/A |

NOTE:

1. $\overline{B W}_{3}$ and $\overline{B W}_{4}$ are not applicable for $803625 / 801825$.

## Pin Definitions ${ }^{(1)}$

| Symbol | Pin Function | VO | Active | Description |
| :---: | :---: | :---: | :---: | :---: |
| A0-A18 | Address Inputs | I | NA | Synchronous Address inputs. The address register is triggered by a combi-nation of the rising edge of CLK and $\overline{A D S C}$ Low or $\overline{\text { ADSP }}$ Low and CE Low. |
| $\overline{\text { ADSC }}$ | Address Status (Cache Controller) | I | LOW | Synchronous Address Status from Cache Controller. $\overline{\text { ADSC }}$ is an active LOW input that is used to load the address registers with new addresses. |
| $\overline{\text { ADSP }}$ | Address Status (Processor) | I | LOW | Synchronous Address Status from Processor. $\overline{\text { ADSP }}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text { ADSP }}$ is gated by $\overline{\mathrm{CE}}$. |
| $\overline{\mathrm{ADV}}$ | Burst Address Advance | I | LOW | Synchronous Address Advance. $\overline{\mathrm{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access atter the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance. |
| $\overline{\text { BWE }}$ | Byte Write Enable | I | LOW | Synchronous byte wite enable gates the byte write inputs $\overline{\mathrm{BW}}_{1}-\overline{\mathrm{BW}}_{4}$. If $\overline{\mathrm{BWE}}$ is LOW at the rising edge of CLK then $\overline{B W} x$ inputs are passed to the next stage in the circuit, If $\overline{B W E}$ is HIGH then the byte wite inputs are blocked and only $\overline{\text { GW }}$ can initiate a write cycle. |
| $\overline{\mathrm{BW}} \cdot \overline{\mathrm{BW}}_{4}$ | Individual Byte White Enables | I | LOW | Synchronous byte write enables. $\overline{\mathrm{BW}} 1$ controls $V \mathrm{O}_{0-7}, \mathrm{~V} / \mathrm{OP}_{1}, \overline{\mathrm{~B}}_{2}$ controls $V \mathrm{O}_{8}-15, \mathrm{~V} / \mathrm{Op}_{2}$, etc. Any active byte write causes all outputs to be disabled. |
| $\overline{C E}$ | Chip Enable | I | LOW | Synchronous chip enable. $\overline{\mathrm{CE}}$ is used with $\mathrm{CS}_{0}$ and $\overline{\mathrm{CS}} 1$ to enable $\mathrm{AS8C803625/801825}$. $\overline{C E}$ also gates ADSP. |
| CLK | Clock | I | N/ | This is the clock input. All timing references for the device are made with respect to this input. |
| CSo | Chip Select 0 | I | HIGH | Synchronous active HIGH chip select $\mathrm{CS}_{0}$ is used with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ to enable the chip. |
| $\overline{\mathrm{CS}} 1$ | Chip Select 1 | I | LOW | Synchronous active LOW chip select $\overline{C S}_{1}$ is used with $\overline{\mathrm{CE}}$ and CS 0 to enable the chip. |
| $\overline{\mathrm{GW}}$ | Global Write Enable | I | LOW | Synchronous global wite enable. This input will wite all four 9-bit data bytes when LOW on the rising edge of CLK. $\bar{G} W$ supersedes individual byte write enables. |
| $\begin{gathered} \text { VOo-VO31 } \\ \text { VOp1-VOp4 } \end{gathered}$ | Data Input/Output | vo | NA | Synchronous data input/output (/V) pins. The data input path is registered, triggered by the rising edge of CLK. The data ouput path is flow-through (no ouput register). |
| $\overline{\text { LBO }}$ | Linear Burst Order | I | LOW | Asynchronous burst order selection input When $\overline{\text { LBO }}$ is HIGH, the inter-leaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. $\overline{\text { LBO }}$ is a static input and must not change state while the device is operaing. |
| $\overline{O E}$ | Output Enable | I | LOW | Asynchronous ouput enable. When $\overline{\mathrm{OE}}$ is LOW the data output drivers are enabled on the VO pins if the chip is also selected. When $\overline{\mathrm{OE}}$ is HIGH the VO pins are in a hight impedance state. |
| Vdo | Power Supply | N/ | N/ | 3.3V core power supply. |
| VdDQ | Power Supply | NA | NA | 3.3V VO Supply. |
| Vss | Ground | NA | NA | Ground. |
| NC | No Connect | NA | N/ | NC pins are not electrically connected to the device. |
| Z7 | Sleep Mode | 1 | HIGH | Asynchronous sleep mode input. ZZ HIGH will gate the CLK intemally and power down the AS8C803625/801825 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. |

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram


| Symbol | Rating | Commercial | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{VTERM}^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| $\mathrm{V}_{\text {TERM }}{ }^{(3,6)}$ | Terminal Voltage with Respect to GND | -0.5 to VDD | V |
| $\mathrm{V}_{\text {term }}{ }^{(4,6)}$ | Terminal Voltage with Respect to GND | -0.5 to VDD +0.5 | V |
| $\mathrm{V}_{\text {TERM }}{ }^{(5,6)}$ | Terminal Voltage with Respect to GND | -0.5 to VDDQ +0.5 | V |
| $\mathrm{TA}^{(7)}$ | Operating Temperature | -0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Tbias | Temperature Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TstG | Storage <br> Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Рт | Power Dissipation | 2.0 | W |
| lout | DC Output Current | 50 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD terminals only.
3. VDDQ terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
7. $\mathrm{TA}_{\mathrm{A}}$ is the "instant on" case temperature.

100-Pin TQFP Capacitance
(TA $\left.=+25^{\circ} \quad \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Symbol | Parameter $^{(1)}$ | Conditions | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 5 | pF |
| CVo | I/O Capacitance | Vout $=3 \mathrm{dV}$ | 7 | pF |

## 119 BGA Capacitance

( $\mathrm{TA}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{f}=\mathbf{1 . 0 \mathrm { MHz } \text { ) }}$

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 7 | pF |
| $\mathrm{C} / \mathrm{O}$ | I/O Capacitance | Vout $=3 \mathrm{dV}$ | 7 | pF |

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature Supply Voltage

| Grade | Temperature $^{(1)}$ | Vss | VdD | VdDQ |
| :---: | :---: | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 5 \%$ | $3.3 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 5 \%$ | $3.3 \mathrm{~V} \pm 5 \%$ |

NOTE:

1. $T_{A}$ is the "instant on" case temperature.

## Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VDD | Core Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| VDDQ | I/O Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| Vss | Supply Voltage | 0 | 0 | 0 | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Input High Voltage - Inputs | 2.0 | - | VDD +0.3 | V |
| $\mathrm{~V}_{\mathrm{H}}$ | Input High Voltage - I/O | 2.0 | - | VDDQ +0.3 | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

1. VIL $(\min )=-1.0 \mathrm{~V}$ for pulse width less than $\mathrm{tcyc} / 2$, once per cycle.

## 165 fBGA Capacitance

( $\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| Symbol | Parameter $^{(1)}$ | Conditions | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 7 | pF |
| C/IO | I/O Capacitance | Vout $=3 \mathrm{dV}$ | 7 | pF |

## Pin Configuration - 256K x 36, 100-Pin TQFP



## Top View

## NOTES:

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is $\leq \mathrm{VIL}$.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

## Pin Configuration - 512K x 18, 100-Pin TQFP



Top View
NOTES:

1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is $\leq$ VIL.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration - 256K x 36, 119 BGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | $\bigcirc$ | O | 0 | O | O | $\bigcirc$ |
| A | VDDQ | A6 | A4 | ADSP | A8 | A16 | VDDQ |
|  | 0 | O | 0 | 0 | 0 | O | O |
| B | NC | $\mathrm{CS}_{0}{ }^{(4)}$ | A3 | $\overline{\text { ADSC }}$ | A9 | A17 | NC |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| C | NC | A7 | A2 | VDD | A12 | A15 | NC |
|  | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
| D | I/O16 | 1/OP3 | VSS | NC | VSS | I/OP2 | 1/O15 |
|  | O | $\bigcirc$ | $\bigcirc$ | 0 | 0 | $\bigcirc$ | O |
| E | 1/O17 | 1/O18 | VSS | CE | VSS | 1/O13 | 1/O14 |
|  | 0 | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | O |
| F | VDDQ | I/O19 | VSS | OE | VSS | I/O12 | VDDQ |
|  | $\bigcirc$ | O | O | 0 | O | O | O |
| G | 1/O20 | I/O21 | BW3 | $\overline{\text { ADV }}$ | BW2 | I/O11 | I/O10 |
|  | O | $\bigcirc$ | O | $\bigcirc$ | O | O | O |
| H | 1/O22 | 1/O23 | VSS | GW | VSS | I/O9 | I/O8 |
|  | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ |
| J | VDDQ | VDD | NC | VDD | NC | VDD | VDDQ |
|  | 0 | $\bigcirc$ | 0 | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| K | 1/O24 | I/O26 | Vss | CLK | Vss | I/O6 | I/O7 |
|  | O | $\bigcirc$ | O | O | O | $\bigcirc$ | 0 |
| L | 1/O25 | I/O27 | BW4 | NC | BW1 | I/O4 | I/O5 |
|  | O | $\bigcirc$ | $\bigcirc$ | 0 | O | $\bigcirc$ | $\bigcirc$ |
| M | VDDQ | 1/O28 | VSS | BWE | VSS | I/O3 | VDDQ |
|  | O | 0 | 0 | O | 0 | 0 | 0 |
| N | 1/O29 | I/O30 | VSS | A1 | VSS | I/O2 | I/O1 |
|  | O | O | O | O | O | $\bigcirc$ | O |
| $\mathbf{P}$ | 1/O31 | I/OP4 | VSS | A0 | VSS | I/OP1 | I/OO |
|  | O | O | 0 | O | O | $\bigcirc$ | $\bigcirc$ |
| $\mathbf{R}$ | NC | A5 | LBO | VDD | Vss ${ }^{(1)}$ | A13 | NC |
|  | 0 | O | 0 | 0 | O | O | 0 |
| T | NC | NC | A10 | A11 | A14 | NC | Z ${ }^{(2)}$ |
|  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\mathbf{U}$ | VDDQ | DNU(3) | DNU ${ }^{(3)}$ | DNU ${ }^{(3)}$ | DNU ${ }^{(3)}$ | DNU ${ }^{(3)}$ | VDDQ |
|  |  |  |  |  |  |  | 09 drw 0 |

## Top View

Pin Configuration -512K x 18, 119 BGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | O | $\bigcirc$ | O | 0 | O | O | $\bigcirc$ |
| A | VDDQ | A6 | A4 | $\overline{\text { ADSP }}$ | A8 | A16 | VDDQ |
|  | O | O | O | $\bigcirc$ | O | O | O |
| B | NC | $\mathrm{CS}_{0}{ }^{(4)}$ | A3 | $\overline{\text { ADSC }}$ | A9 | A18 | NC |
|  | O | $\bigcirc$ | 0 | 0 | O | $\bigcirc$ | $\bigcirc$ |
| C | NC | A7 | A2 | VDD | A13 | A17 | NC |
|  | O | O | 0 | O | O | O | O |
| D | I/O8 | NC | Vss | NC | VSS | I/OP1 | NC |
|  | O | $\bigcirc$ | 0 | O | O | $\bigcirc$ | $\bigcirc$ |
| E | NC | I/O9 | VSS | CE | VSS | NC | I/O7 |
|  | $\bigcirc$ | $\bigcirc$ | 0 | O | 0 | $\bigcirc$ | $\bigcirc$ |
| F | VDDQ | NC | VSS | OE | VSS | I/O6 | VDDQ |
|  | 0 | O | 0 | 0 | 0 | $\bigcirc$ | $\bigcirc$ |
| G | NC | I/O10 | BW2 | $\overline{\text { ADV }}$ | VSS | NC | I/O5 |
|  | O | O | O | O | O | O | O |
| H | I/O11 | NC | VSS | GW | VSS | I/O4 | NC |
|  | 0 | $\bigcirc$ | 0 | 0 | 0 | $\bigcirc$ | 0 |
| J | VDDQ | VDD | NC | VDD | NC | VDD | VDDQ |
|  | O | $\bigcirc$ | 0 | O | O | $\bigcirc$ | $\bigcirc$ |
| K | NC | I/O12 | VSS | CLK | VSS | NC | I/O3 |
|  | O | $\bigcirc$ | 0 | $\bigcirc$ | O | - | $\bigcirc$ |
| L | 1/O13 | NC | VSS | NC | BW1 | I/O2 | NC |
|  | O | 0 | 0 | 0 | O | - | 0 |
| M | VDDQ | I/O14 | Vss | BWE | VSS | NC | VDDQ |
|  | 0 | O | 0 | O | O | $\bigcirc$ | O |
| N | 1/O15 | NC | Vss | A1 | Vss | I/O1 | NC |
|  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | $\bigcirc$ | O | $\bigcirc$ |
| P | NC | I/OP2 | VSS | AO | VSS | NC | I/O0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R | NC | A5 | LBO | VDD | VSS ${ }^{(1)}$ | A12 | NC |
|  | $\bigcirc$ | O | 0 | O | O | O | $\bigcirc$ |
| T | NC | A10 | A15 | NC | A14 | A11 | Z7 ${ }^{(2)}$ |
|  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O | O | $\bigcirc$ | $\bigcirc$ |
| $\mathbf{U}$ | VDDQ | DNU(3) | DNU ${ }^{(3)}$ | DNU ${ }^{(3)}$ | DNU ${ }^{(3)}$ | DNU(3) | VDDQ |
|  |  |  |  |  |  |  | 09 drw 0 |

## Top View

## NOTES:

1. R5 does not have to be directly connected to Vss as long as the input voltage is $\leq$ VIL
2. T7 can be left unconnected and the device will always remain in active mode.
3. $\mathrm{DNU}=\mathrm{Do}$ not use; these signals can either be left unconnected or tied to Vss.
4. On future 18 M devices $\mathrm{CS}_{0}$ will be removed, B 2 will be used for address expansion.

Pin Configuration - 256K x 36, 165 fBGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $N C^{(3)}$ | A7 | $\overline{\mathrm{C}} \overline{\mathrm{E}}$ | $\overline{\mathrm{B}}^{3}$ | $\overline{B W}_{2}$ | $\overline{\mathrm{C}} \bar{S}_{1}$ | $\overline{\text { BWE }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | A8 | NC |
| B | NC | A6 | CSo | $\overline{\mathrm{B}} \bar{W}_{4}$ | $\overline{\mathrm{B}} \overline{1}_{1}$ | CLK | $\overline{\mathrm{GW}}$ | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{A}} \overline{\mathrm{DS}}$ | A9 | $N C^{(3)}$ |
| C | I/OP3 | NC | VDDQ | Vss | VSS | Vss | Vss | Vss | VDDQ | NC | I/Op2 |
| D | //O17 | I/016 | VDDQ | VDD | VSS | VSS | Vss | VDD | VDDQ | I/O15 | I/O14 |
| E | 1/019 | I/O18 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | I/O13 | I/O12 |
| F | 1/021 | I/O20 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | I/O11 | I/O10 |
| G | I/O23 | I/O22 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | I/O9 | I/O8 |
| H | Vss ${ }^{(1)}$ | NC | NC | VDD | Vss | Vss | Vss | VDD | NC | NC | Z ${ }^{(2)}$ |
| J | 1/O25 | I/O24 | VdDQ | VDD | VSS | Vss | Vss | VDD | VDDQ | I/O7 | I/O6 |
| K | l/027 | I/O26 | VDDQ | VDD | VSS | Vss | Vss | VDD | VDDQ | I/O5 | 1/O4 |
| L | 1/O29 | I/O28 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | I/O3 | 1/02 |
| M | 1/O31 | I/O30 | VDDQ | VDD | VSS | Vss | Vss | VDD | VDDQ | //01 | I/O0 |
| N | I/OP4 | NC | VDDQ | Vss | NC | $\mathrm{NC}^{(3)}$ | NC | Vss | VDDQ | NC | I/OP1 |
| P | NC | $\mathrm{NC}^{(3)}$ | A5 | A2 | DNU ${ }^{(4)}$ | A1 | DNU ${ }^{(4)}$ | A10 | A13 | A14 | A17 |
| R | $\overline{\text { LBO }}$ | $\mathrm{NC}^{(3)}$ | A4 | A3 | DNU ${ }^{(4)}$ | A0 | DNU ${ }^{(4)}$ | A11 | A12 | A15 | A16 |

Pin Configuration - 512K x 18, 165 fBGA

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{NC}^{(3)}$ | A7 | $\overline{\mathrm{C}} \overline{\mathrm{E}}$ | $\overline{\mathrm{B}} \overline{2}_{2}$ | NC | $\overline{\mathrm{C}} \bar{S}_{1}$ | $\overline{\text { BWE }}$ | $\overline{\text { ADS }}$ | $\overline{\mathrm{AD}} \overline{\mathrm{V}}$ | A8 | A10 |
| B | NC | A6 | CSo | NC | $\overline{B W}_{1}$ | CLK | $\overline{\mathrm{GW}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { ADS }} \overline{ }$ | A9 | $N C^{(3)}$ |
| C | NC | NC | VDDQ | Vss | Vss | Vss | VSS | VSS | VDDQ | NC | I/OP1 |
| D | NC | 1/08 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | NC | I/O7 |
| E | NC | I/O9 | VDDQ | VDD | VSS | Vss | VSS | VDD | VDDQ | NC | I/O6 |
| F | NC | I/O10 | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | NC | I/O5 |
| G | NC | I/011 | VDDQ | VDD | VSS | Vss | Vss | VDD | VDDQ | NC | I/O4 |
| H | VSS ${ }^{(1)}$ | NC | NC | VDD | VSS | Vss | VSS | VDD | NC | NC | ZZ ${ }^{(2)}$ |
| J | I/O12 | NC | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | I/O3 | NC |
| K | I/O13 | NC | VDDQ | VDD | VSS | Vss | VSS | VDD | VDDQ | I/O2 | NC |
| L | I/O14 | NC | VDDQ | VDD | Vss | Vss | Vss | VDD | VDDQ | I/01 | NC |
| M | I/O15 | NC | VDDQ | VDD | VSS | Vss | Vss | VDD | VDDQ | I/O0 | NC |
| N | I/OP2 | NC | VDDQ | Vss | NC | $\mathrm{NC}^{(3)}$ | NC | Vss | VDDQ | NC | NC |
| P | NC | $\mathrm{NC}^{(3)}$ | A5 | A2 | DNU ${ }^{(4)}$ | A1 | DNU ${ }^{(4)}$ | A11 | A14 | A15 | A18 |
| R | $\overline{\text { LBO }}$ | $\mathrm{NC}^{(3)}$ | A4 | A3 | DNU ${ }^{(4)}$ | A0 | DNU ${ }^{(4)}$ | A12 | A13 | A16 | A17 |

NOTES:

1. H1 does not have to be directly connected to Vss, as long as the input voltage is $\leq$ VIL.
2. H11 can be left unconnected and the device will always remain in active mode.
3. Pin N6, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, and 144M and 288M respectively.
4. $\mathrm{DNU}=$ Do not use; these signals can either be left unconnected or tied to Vss.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vdd = 3.3V $\pm 5 \%$ )

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| \| $ا$ ㄴ\| | Input Leakage Current | VDD $=$ Max., $\mathrm{VIN}=0 \mathrm{~V}$ to V dd | - | 5 | $\mu \mathrm{A}$ |
| \| $ا$ 니 | $\overline{\mathrm{LBO}}$ Input Leakage Current ${ }^{(1)}$ | VDD $=$ Max., $\mathrm{VIN}_{\text {I }}=0 \mathrm{~V}$ to $\mathrm{V} D \mathrm{D}$ | - | 30 | $\mu \mathrm{A}$ |
| \||LO| | Output Leakage Current | Vout $=0 \mathrm{~V}$ to Vcc | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{loL}=+8 \mathrm{~mA}, \mathrm{VdD}=\mathrm{Min}$. | - | 0.4 | V |
| VoH | Output High Voltage | $\mathrm{IOH}=-8 \mathrm{~mA}, \mathrm{VDD}=\mathrm{Min}$. | 2.4 | - | V |

NOTE:
5309 tbl 08

1. The $\overline{L B O}$ pin will be internally pulled to VDD if it is not actively driven in the application and the $Z Z$ in will be internally pulled to Vss if not actively driven.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ${ }^{(1)}$

| Symbol | Parameter | Test Conditions | 7.5ns |  | 8ns |  | 8.5ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com'l | Ind | Com'l | Ind | Com'l | Ind |  |
| IDD | Operating Power Supply Current | Device Selected, Outputs Open, VDD = Max., VDDQ $=$ Max., $V$ IN $\geq$ VIH or $\leq V I L, f=f m a x{ }^{(2)}$ | 265 | 285 | 210 | 230 | 190 | 210 | mA |
| ISB1 | CMOS Standby Power Supply Current | Device Deselected, Outputs Open, VdD = Max., $V_{D D Q}=M a x ., V_{I N} \geq V_{H D}$ or $\leq V_{L D}, f=0^{(2,3)}$ | 50 | 70 | 50 | 70 | 50 | 70 | mA |
| ISB2 | Clock Running Power Supply Current | Device Deselected, Outputs Open, Vdd = Max., $V D D Q=M a x ., V I N \geq$ VHD or $\leq V L D, f=f m a x ~(2,3)$ | 145 | 165 | 140 | 160 | 135 | 155 | mA |
| Izz | Full Sleep Mode Supply Current | $\mathrm{ZZ} \geq \mathrm{VHD}, \mathrm{VdD}=$ Max. | 50 | 70 | 50 | 70 | 50 | 70 | mA |

NOTES:
5309 tbl 09

1. All values are maximum guaranteed values.
2. At $f=f$ max, inputs are cycling at the maximum frequency of read cycles of $1 / t c y c$ while $\overline{A D S C}=L O W ; f=0$ means no input lines are changing.
3. For $I / O s \mathrm{~V} H \mathrm{D}=\mathrm{V} D \mathrm{DQ}-0.2 \mathrm{~V}, \mathrm{~V} L \mathrm{D}=0.2 \mathrm{~V}$. For other inputs $\mathrm{VHD}=\mathrm{V} D \mathrm{D}-0.2 \mathrm{~V}, \mathrm{~V} L D=0.2 \mathrm{~V}$.

## AC Test Conditions

(VDDQ = 3.3V/2.5V)

| Input Pulse Levels | 0 to 3 V |
| :--- | :---: |
| Input Rise/Fall Times | 2 ns |
| Input Timing Reference Levels | 1.5 V |
| Output Timing Reference Levels | 1.5 V |
| AC Test Load | See Figure 1 |

AC Test Load


5309 drw 03


Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table ${ }^{(1,3)}$

| Operation | Address Used | $\overline{\mathrm{CE}}$ | CSo | $\overline{C S} 1$ | $\overline{\text { ADSP }}$ | $\overline{\text { ADSC }}$ | $\overline{\text { ADV }}$ | $\overline{\mathrm{GW}}$ | $\overline{\text { BWE }}$ | $\overline{\mathrm{BW}} \mathrm{x}$ | $\overline{\mathrm{OE}}^{(2)}$ | CLK | I/0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected Cycle, Power Down | None | H | X | X | X | L | X | X | X | X | X | $\uparrow$ | HI-Z |
| Deselected Cycle, Power Down | None | L | X | H | L | X | X | X | X | X | X | $\uparrow$ | HI-Z |
| Deselected Cycle, Power Down | None | L | L | X | L | X | X | X | X | X | X | $\uparrow$ | HI-Z |
| Deselected Cycle, Power Down | None | L | X | H | X | L | X | X | X | X | X | $\uparrow$ | HI-Z |
| Deselected Cycle, Power Down | None | L | L | X | X | L | X | $X$ | X | X | X | $\uparrow$ | HI-Z |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | X | L | $\uparrow$ | Dout |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | X | H | $\uparrow$ | HI-Z |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | H | X | L | $\uparrow$ | Dout |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | H | L | $\uparrow$ | Dout |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | H | H | $\uparrow$ | HI-Z |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | H | L | L | X | $\uparrow$ | DiN |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | L | X | X | X | $\uparrow$ | Din |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | X | L | $\uparrow$ | Dout |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | H | X | H | $\uparrow$ | HI-Z |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | X | H | L | $\uparrow$ | Dout |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | H | X | H | H | $\uparrow$ | HI-Z |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | X | L | $\uparrow$ | Dout |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | H | X | H | $\uparrow$ | HI-Z |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | X | H | L | $\uparrow$ | Dout |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | H | X | H | H | $\uparrow$ | HI-Z |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | H | L | L | X | $\uparrow$ | Din |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | L | X | X | X | $\uparrow$ | DiN |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | H | L | L | X | $\uparrow$ | DIN |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | L | X | X | X | $\uparrow$ | Din |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | L | $\uparrow$ | Dout |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | H | X | H | $\uparrow$ | HI-Z |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | X | H | L | $\uparrow$ | Dout |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | X | H | H | $\uparrow$ | HI-Z |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | L | $\uparrow$ | Dout |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | H | X | H | $\uparrow$ | HI-Z |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | X | H | L | $\uparrow$ | Dout |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | X | H | H | $\uparrow$ | HI-Z |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | H | L | L | X | $\uparrow$ | Din |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | L | X | X | X | $\uparrow$ | Din |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | H | L | L | X | $\uparrow$ | Din |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | L | X | X | X | $\uparrow$ | Din |

NOTES:

1. $\mathrm{L}=\mathrm{VIL}, \mathrm{H}=\mathrm{V} \mathrm{IH}, \mathrm{X}=$ Don't Care.
2. $\overline{\mathrm{OE}}$ is an asynchronous input.
3. ZZ - low for the table.

Synchronous Write Function Truth Table ${ }^{(1,2)}$

| Operation | $\overline{\mathrm{G}} \overline{\mathrm{W}}$ | $\bar{B} \bar{W} E$ | $\overline{\mathrm{B}} \mathrm{W}_{1}$ | $\bar{B}^{W}{ }_{2}$ | $\bar{B}^{\text {W }} 3$ | $\bar{B} \bar{W}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write all Bytes | L | X | X | X | X | X |
| Write all Bytes | H | L | L | L | L | L |
| Write Byte $1^{(3)}$ | H | L | L | H | H | H |
| Write Byte $2^{(3)}$ | H | L | H | L | H | H |
| Write Byte $3^{(3)}$ | H | L | H | H | L | H |
| Write Byte $4^{(3)}$ | H | L | H | H | H | L |

NOTES:

1. $\mathrm{L}=\mathrm{VIL}, \mathrm{H}=\mathrm{V} I \mathrm{H}, \mathrm{X}=$ Don't Care.
2. $\overline{\mathrm{BW}}_{3}$ and $\overline{\mathrm{BW}}_{4}$ are not applicable for the IDT71V67903.
3. Multiple bytes may be selected during the same cycle.

## Asynchronous Truth Table ${ }^{(1)}$

| Operation $^{(2)}$ | $\overline{O E}$ | ZZ | I/O Status | Power |
| :---: | :---: | :---: | :---: | :---: |
| Read | L | L | Data Out | Active |
| Read | H | L | High-Z | Active |
| Write | X | L | High-Z - Data In | Active |
| Deselected | X | L | High-Z | Standby |
| Sleep Mode | X | H | High-Z | Sleep |

NOTES:

1. $\mathrm{L}=\mathrm{V}$ IL, $\mathrm{H}=\mathrm{V}$ IH, $\mathrm{X}=$ Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

## Interleaved Burst Sequence Table ( $\overline{\mathrm{LBO}}=\mathrm{VdD}$ )

|  | Sequence 1 |  | Sequence 2 |  | Sequence 3 |  | Sequence 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ${ }^{(1)}$ | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

## Linear Burst Sequence Table ( $\overline{\text { LBO }}=$ Vss)

|  | Sequence 1 |  | Sequence 2 |  | Sequence 3 |  | Sequence 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A1 | A0 | A1 | A0 | A1 | A0 | A1 | A0 |
| First Address | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Second Address | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| Third Address | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| Fourth Address ${ }^{(1)}$ | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

## AC Electrical Characteristics (VdD $=3.3 \mathrm{~V} \pm 5 \%$, Commercial and Industrial Temperature Ranges)

| Symbol | Parameter | 7.5ns |  | 8ns |  | 8.5ns |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

## Clock Parameter

| tcyc | Clock Cycle Time | 8.5 | - | 10 | - | 11.5 | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tch $^{(1)}$ | Clock High Pulse Width | 3 | - | 4 | - | 4.5 | - | ns |
| tcl $^{(1)}$ | Clock Low Pulse Width | 3 | - | 4 | - | 4.5 | - | ns |

## Output Parameters

| tcD | Clock High to Valid Data | - | 7.5 | - | 8 | - | 8.5 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tcoc | Clock High to Data Change | 2 | - | 2 | - | 2 | - | ns |
| tazz ${ }^{(2)}$ | Clock High to Output Active | 0 | - | 0 | - | 0 | - | ns |
| tchz ${ }^{(2)}$ | Clock High to Data High-Z | 2 | 3.5 | 2 | 3.5 | 2 | 3.5 | ns |
| toe | Output Enable Access Time | - | 3.5 | - | 3.5 | - | 3.5 | ns |
| tolz ${ }^{(2)}$ | Output Enable Low to Output Active | 0 | - | 0 | - | 0 | - | ns |
| tohz ${ }^{(2)}$ | Output Enable High to Output High-Z | - | 3.5 | - | 3.5 | - | 3.5 | ns |

## Set Up Times

| tsA | Address Setup Time | 1.5 | - | 2 | - | 2 | - | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| tss | Address Status Setup Time | 1.5 | - | 2 | - | 2 | - | ns |
| tsD | Data In Setup Time | 1.5 | - | 2 | - | 2 | - | ns |
| tsw | Write Setup Time | 1.5 | - | 2 | - | 2 | - | ns |
| tsAv | Address Advance Setup Time | 1.5 | - | 2 | - | 2 | - | ns |
| tsc | Chip Enable/Select Setup Time | 1.5 | - | 2 | - | 2 | - | ns |

Hold Times

| tha | Address Hold Time | 0.5 | - | 0.5 | - | 0.5 | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ths | Address Status Hold Time | 0.5 | - | 0.5 | - | 0.5 | - |
| thD | Data In Hold Time | 0.5 | - | 0.5 | - | 0.5 | - |
| thw | Write Hold Time | 0.5 | - | 0.5 | - | 0.5 | - |
| tHAV | Address Advance Hold Time | 0.5 | - | 0.5 | - | 0.5 | - |
| tHC | Chip Enable/Select Hold Time | 0.5 | - | 0.5 | - | 0.5 | - |

## Sleep Mode and Configuration Parameters

| tZZPW | ZZ Pulse Width | 100 | - | 100 | - | 100 | - |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| tZZR $^{(3)}$ | ZZ Recovery Time | 100 | - | 100 | - | 100 | - |
| tcFG $^{(4)}$ | Configuration Set-up Time | 34 | - | 40 | - | 50 | - |

## NOTES:

1. Measured as HIGH above $\mathrm{VIH}_{\mathrm{I}}$ and LOW below VIL.
2. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. tCFG is the minimum time required to configure the device based on the $\overline{\mathrm{LBO}}$ input. $\overline{\mathrm{LBO}}$ is a static input and must not change during normal operation.

Timing Waveform of Flow-Through Read Cycle ${ }^{(1,2)}$


[^0]Timing Waveform of Combined Flow-Through Read and Write Cycles ${ }^{(1,2,3)}$
NOTES:

1. Device is selected through entire cycle; $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ are LOW, CS0 is HIGH. 2. ZZ input is LOW and $\overline{L B O}$ is Don't Care for this cycle.
2. 01 (Ax) represents the first output from the external addre
3. 01 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; 01 (Az) represents the first output from the external address Az ; 02 (Az) represents
the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

Timing Waveform of Write Cycle No. 1 - $\overline{\text { GW }}$ Controlled ${ }^{(1,2,3)}$

NOTES:

1. ZZ input is LOW, $\overline{\text { BWE }}$ is HIGH and $\overline{\mathrm{LBO}}$ is Don't Care for this cycle.
2. 04 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external $\overline{\mathrm{LBO}}$ input. In the case of input I2 (Ay) this data is valid for two cycles because $\overline{\mathrm{ADV}}$ is high and has suspended the burst.
3. CS 0 timing transitions are identical but inverted to the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ signals. For example, when $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS} 1}$ are LOW on this waveform, CSO is HIGH.

Timing Waveform of Write Cycle No. 2 - Byte Controlled (1,2,3)

NOTES:

1. ZZ input is LOW, $\overline{\mathrm{GW}}$ is HIGH and $\overline{\mathrm{LBO}}$ is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{\mathrm{LBO}}$ input.
In the case of input I 2 (Ay) this data is valid for two cycles because $\overline{\mathrm{ADV}}$ is high and has suspended the burst.
[^1]Timing Waveform of Sleep (ZZ) and Power-Down Modes ${ }^{(1,2,3)}$


[^2]
## Non-Burst Read Cycle Timing Waveform



NOTES:

1. ZZ input is LOW, $\overline{\mathrm{ADV}}$ is HIGH and $\overline{\mathrm{LBO}}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, $\overline{\mathrm{ADSP}}$ and $\overline{\mathrm{ADSC}}$ function identically and are therefore interchangable.

## Non-Burst Write Cycle Timing Waveform



## NOTES:

1. ZZ input is LOW, $\overline{\mathrm{ADV}}$ and $\overline{\mathrm{OE}}$ are HIGH, and $\overline{\mathrm{LBO}}$ is Don't Care for this cycle.
2. (Ax) represents the data for address $A x$, etc.
3. Although only $\overline{\mathrm{GW}}$ writes are shown, the functionality of $\overline{\mathrm{BWE}}$ and $\overline{\mathrm{BW}} x$ together is the same as $\overline{\mathrm{GW}}$.
4. For write cycles, $\overline{\mathrm{ADSP}}$ and $\overline{\mathrm{ADSC}}$ have different limitations.

## 100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline



## 119 Ball Grid Array (BGA) Package Diagram Outline




| $\begin{aligned} & \text { s } \\ & \text { r } \\ & \text { M } \\ & \text { B } \\ & \hline \end{aligned}$ | JEDEC VARIATION |  |  | $N$$N$TE |
| :---: | :---: | :---: | :---: | :---: |
|  | AA |  |  |  |
|  | NIN | NOM | MAX |  |
| A | - | 2.15 | 2.36 |  |
| A1 | . 50 | . 60 | . 70 |  |
| A2 | - | - | 1.20 |  |
| D |  | 200 BS |  |  |
| 01 |  | 0.32 ES |  |  |
| E |  | 4.00 BS |  |  |
| E1 |  | 7.62 日S |  |  |
| MD |  | 17 |  | 3 |
| ME |  | 7 |  | 3 |
| N |  | 119 |  | 3 |
| e |  | 1,27 B5 |  |  |
| b | 60 | . 75 | 90 | 5 |
| c | . 51 | . 56 | . 61 |  |
| saa | - | - | 15 |  |
| bbb | - | - | 25 |  |
| くcc | - | - | 35 |  |
| ddd | - | - | 30 |  |
| ${ }_{\text {ebe }}$ | - | - | 10 |  |

NOTES:
ALL DIMENSIONING AND TOLERANLING CONFORM TO ANSI Y14.5M-1982
$\triangle 2$ seatng plane and primary darum -C- are defned by the "MO" IS THE BALL MATRIX SIZE N THE "D. DIRECTION "ME" IS THE BALL MATRXX SIZE $\mathbb{N}$ THE "E" DIRECIION
"N" IS THE MAXIMUM ALLOWABLE NUMBER OF SOLDER BALLS
$\triangle$ Packace nay extend to edge periplery and may consist of MOLIING COMPOUND, EPOXY, METAL, CERAMC OR OTHER MATERIAL
A CIMENSION " $b$ " IS MEASURED AT THE MAXIMUM SDLDER BALL CAMETER, Parrallel to primary batum -c-
(B) "A1" ID CORNER muSt be Igentified IDENTIFICATION may BE BY means OF CHAMFER, MEAALIZED OR INK MAKK. INDENIAIION UR OIHER FEAN URE OF THE PACKAGE BOOY. MARK MUST BE VIIBLLE FROM TOP SURFACE
a actual shape of this feature is optional

- ALL DIMENSIONS ARE IN MLLIMETERS
thIS DRAWING CONFGRMS TO JeDEC PUBLLEATION 95 REGISTRATION MS-O28 variation Aa


## 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline




## Alliance Part numbering system



## Ordering Information

| Alliance | Organization | VCC Range | Operating Temp | Speed |
| :--- | :--- | :--- | :--- | :--- |
| AS8C803625 | $256 \mathrm{~K} \times 36$ | $3.1-3.4 \mathrm{~V}$ | Comercial 0-70C | 7.5 ns |
| AS8C801825 | $512 \mathrm{~K} \times 18$ | $3.1-3.4 \mathrm{~V}$ | Comercial 0-70C | 7.5 ns |


[^0]:    1. 01 (Ax) represents the first output from the external address Ax. 01 (Ay) represents the first output from the external address Ay; 02 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{\mathrm{BO}}$ input. 2. ZZ input is LOW and $\overline{\mathrm{LBO}}$ is Don't Care for this cycle.
    2. CSO timing transitions are identical but inverted to the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ signals. For example, when $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ are LOW on this waveform, CSO is HIGH.
[^1]:    3. CSo timing transitions are identical but inverted to the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ signals. For example, when $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ are LOW on this waveform, CS0 is HIGH.
[^2]:    NOTES:

    1. Device must power up in deselected Mode.
    2. $\overline{\mathrm{LBO}}$ is Don't Care for this cycle.
    3. CS0 timing transitions are identical but inverted to the $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CS}} 1$ signaals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.
